In-Band Interrupt Signaling on Data Lines Without Extra IRQ Pins

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing communication interfaces in memory devices lack a standard mechanism for a target device to initiate transactions, leading to increased complexity, reduced signal integrity, and increased manufacturing costs due to the need for additional interrupt request lines.

Innovation Solution

Implementing an in-band interrupt signal mechanism where the target device transmits interrupt signals via the same data lines used for data communication when the chip select signal is de-asserted, eliminating the need for a separate interrupt request line.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a separate interrupt request line is added to enable target device to initiate transactions, then the interrupt signaling capability is improved, but the device complexity and manufacturing cost increase

Engineering Contradiction:
Improveinterrupt signaling capabilityVSAvoidcommunication interface complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The data lines in the communication interface are made multi-functional by enabling them to carry both data signals during active transactions and interrupt signals during idle periods (when chip select is de-asserted). This eliminates the need for dedicated interrupt request lines while maintaining full interrupt signaling capability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The interrupt signaling function is merged with the existing data communication function by using the same physical data lines for both purposes. The communication interface combines data transmission and interrupt notification into a single unified channel, reducing overall system complexity.

Inventive Principle:
Principle #5Merging (Combining)

2Adaptability or versatility

If a separate interrupt request line is added, then the interrupt signaling capability is improved, but the integrated circuit size and connector space increase

Engineering Contradiction:
Improveinterrupt signaling capabilityVSAvoidconnector space
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The data lines are designed to serve dual purposes: carrying data during active communication and carrying interrupt signals during idle states. This multi-functionality reduces the total number of physical connections required, thereby reducing connector space and integrated circuit area.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If additional interrupt request lines are added, then the interrupt signaling capability is improved, but the signal integrity deteriorates due to increased complexity

Engineering Contradiction:
Improveinterrupt signaling capabilityVSAvoidsignal integrity
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

By merging interrupt signaling into the existing data communication channel, the system reduces the total number of signal lines. Fewer lines mean fewer potential sources of signal interference, crosstalk, and integrity issues, while still providing reliable interrupt notification capability.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS12579087B2In-band interrupt signal for a communication interface
Publication Date: 2026.03.17 QUALCOMM INC
  • US12579087B2 patent drawing
  • US12579087B2 patent drawing
  • US12579087B2 patent drawing

AI summary

In some aspects, a system may transmit, via a main device of the system, a first value of a chip select signal indicating chip select de-assertion. The system may transmit, via a target device of the system, an interrupt signal while the chip select line indicates the first value. The system may transmit, via the main device and via the chip select line, a second value of the chip select signal indicating chip select assertion. The system may perform, via at least one of the one or more data lines, one or more data operations based on the target device transmitting the interrupt signal. Numerous other aspects are described.