In-Memory Associative Processing Using Content-Addressable Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory systems face limitations in processing bandwidth due to serial processing techniques, which result in latency and power consumption issues, especially when offloading vector computations from host devices to accelerators.

Innovation Solution

The implementation of an in-memory associative processing system that uses content-addressable memory (CAM) cells to perform vector computations in parallel, allowing for 'search and write' operations directly within memory, thereby bypassing the interface bottleneck and enhancing processing efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If serial processing techniques are used to transfer data between host devices and accelerators, then data transfer can be performed sequentially, but processing bandwidth is limited and latency increases

Engineering Contradiction:
Improveprocessing bandwidthVSAvoidlatency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent combines memory storage and processing functions into a unified in-memory processing system. CAM cells perform computational operations directly on stored data without requiring data to be transferred to separate processing units, merging what were previously separate memory and processor functions into an integrated system that eliminates transfer latency and increases bandwidth

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent transitions from traditional von Neumann architecture with sequential data transfer to a dimension where processing occurs within the memory structure itself. By implementing processing capabilities at the memory cell level rather than at a centralized processor, the system adds a dimensional shift from external processing to embedded processing, enabling parallel operations across multiple memory cells simultaneously

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Use of energy by moving object

If data is transferred serially between processors and memory, then interface complexity can be reduced, but power consumption increases due to continuous data movement

Engineering Contradiction:
Improvepower consumptionVSAvoidinterface complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The CAM cells perform processing operations autonomously on data already present in memory without requiring external processing intervention. The memory cells themselves execute search and computational operations, eliminating the need for continuous data movement between memory and processor, thereby significantly reducing power consumption while maintaining interface simplicity

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11740899B2In-memory associative processing system
Publication Date: 2023.08.29 MICRON TECHNOLOGY INC
  • US11740899B2 patent drawing
  • US11740899B2 patent drawing
  • US11740899B2 patent drawing

AI summary

Methods, systems, and devices for in-memory associative processing are described. An apparatus may receive a set of instructions that indicate a first vector and a second vector as operands for a computational operation. The apparatus may select, from a set of vector mapping schemes, a vector mapping scheme for performing the computational operation using associative processing. The apparatus may write the first vector and the second vector to a set of planes each comprising an array of content-addressable memory cells based on the selected vector mapping scheme.