In-Situ Chip Design for Self-Heating-Free IV Characterization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices experience self-heating effects that impact their electrical characteristics and reliability, which conventional pulse IV measurement methods struggle to accurately assess due to self-heating occurring on very short timescales and being affected by cabling issues.

Innovation Solution

An in-situ chip design with a pulse generator and adjustable buffering circuits is used to output pulses to the device under test (DUT), allowing for self-heating-free characterization with a short time constant by varying buffering degrees to control pulse rise times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional pulse IV measurement methods are used, then measurement can be performed, but self-heating effects cannot be accurately assessed due to short timescales and cabling issues

Engineering Contradiction:
Improveself-heating assessment accuracyVSAvoidmeasurement reliability
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent introduces an in-situ chip design that serves as an intermediary between the measurement system and the device under test. This chip integrates pulse generation and measurement circuitry directly on the same substrate, eliminating external cabling that causes measurement errors and enabling accurate assessment of self-heating effects on their natural timescale.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If pulse width is extended to capture self-heating effects, then measurement time increases, but self-heating effects may be masked by thermal accumulation

Engineering Contradiction:
Improveself-heating effect detectionVSAvoidmeasurement time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent employs periodic pulsed measurements where the device is subjected to repeated short-duration pulses. By timing the measurements to occur during or immediately after each pulse cycle, the system captures self-heating effects before thermal accumulation from previous pulses masks the signal, thus achieving precise measurement without excessive measurement time.

Inventive Principle:
Principle #19Periodic action

3Adaptability or versatility

If external cabling is used for pulse IV measurement, then device can be tested, but cabling issues degrade measurement accuracy

Engineering Contradiction:
Improvemeasurement capabilityVSAvoidmeasurement accuracy
Core Design Contradiction:
Adaptability or versatilityVSMeasurement precision

Solution Approach 1:

The patent merges the pulse generation circuitry, buffering circuits, and measurement circuitry into a single in-situ chip that is integrated with the device under test. This integration eliminates the need for external cabling connections, thereby removing the source of measurement errors while maintaining full measurement capability.

Inventive Principle:
Principle #5Merging (Combining)

4Manufacturing precision

If buffering circuits are added to control pulse rise times, then pulse shaping is improved, but device complexity increases

Engineering Contradiction:
Improvepulse rise time controlVSAvoidchip circuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent uses adjustable buffering circuits that can dynamically change their buffering factor to control pulse rise times. By varying the buffering parameter rather than adding complex fixed circuitry for each pulse shaping requirement, the system achieves precise pulse control while keeping the overall device complexity manageable through parameter adjustment rather than structural complexity.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12422465B2In-situ chip design for pulse IV self-heating evaluation
Publication Date: 2025.09.23 INTERNATIONAL BUSINESS MACHINE CORPORATION
  • US12422465B2 patent drawing
  • US12422465B2 patent drawing
  • US12422465B2 patent drawing

AI summary

An in-situ chip design is provided for self-heating free characterization of a device under test (DUT) with a short time constant. The in-situ chip design includes a pulse generator configured to output a pulse to the DUT and a buffering circuit arranged between the pulse generator and the DUT. The buffering circuit includes a first switch and an adjustable buffer circuit in parallel with the first switch and being controllable to apply one of various degrees of buffering to the pulse.