Inert Barrier Region for Dual-Bit Memory Cell Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As memory devices are scaled down, issues such as leakage currents and cross-talk arise, making it difficult to isolate two bits or charges stored in a charge-trapping layer, leading to contamination and complementary bit disturb (CBD) effects, where operations on one bit can affect the other.
Innovation Solution
A barrier region comprising an inert species is disposed substantially beneath the source or drain of a dual bit memory cell, acting as a recombination center to deter electrical carriers from flowing between adjacent memory cells, thereby reducing CBD and improving operational reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If memory devices are scaled down to increase packing density, then storage capacity is improved, but leakage currents and cross-talk increase causing complementary bit disturb
Solution Approach 1:
The patent divides the memory cell structure by introducing a barrier region that segments the channel into isolated portions, preventing charge carrier flow between adjacent memory cells while maintaining high packing density
Solution Approach 2:
The barrier region acts as an intermediary structure between adjacent source/drain regions, using inert species to block charge carrier migration and eliminate cross-talk without affecting the overall device density
2Productivity
If source and drain regions are positioned closer together to increase density, then packing density is improved, but punch-through currents increase causing bit isolation failure
Solution Approach 1:
The patent introduces a vertical barrier region that extends into the substrate, adding a depth dimension to the isolation structure, allowing horizontal proximity while maintaining electrical isolation through the vertical barrier
3Reliability
If barrier region is introduced to reduce cross-talk, then complementary bit disturb is reduced, but device complexity increases
Solution Approach 1:
The patent modifies the doping concentration parameter within the barrier region to create an electric field that repels charge carriers, achieving isolation through parameter optimization rather than complex structural additions
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The barrier region effectively limits complementary bit disturb, reduces punch-through currents, diminishes cross-talk, mitigates threshold voltage roll-off, and facilitates increased packing density, enhancing the reliability and performance of dual bit memory devices.
Implementation Method 1
A barrier region comprising an inert species is disposed substantially beneath the source or drain of a dual bit memory cell, acting as a recombination center to deter electrical carriers from flowing between adjacent memory cells
Data Source
AI summary
One embodiment of the present invention relates to a memory cell. The memory cell comprises a substrate and a stacked gate structure disposed on the substrate, wherein the stacked gate structure comprises a charge trapping dielectric layer that is adapted to store at least one bit of data. The memory cell further includes a source and drain in the substrate, wherein the source and drain are disposed at opposite sides of the stacked gate structure. A barrier region is disposed substantially beneath the source or the drain and comprises an inert species. Other embodiments are also disclosed.