Inline Pattern Recognition Circuitry in Resistive Memory Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current resistive-switching memory technologies face challenges in integrating inline deterministic pattern recognition processing capabilities, limiting their ability to efficiently process and compare large datasets within semiconductor devices.
Innovation Solution
The integration of non-volatile resistive switching memory devices with inline processing circuitry, including pattern recognition engines and pulldown circuits, allows for comparative analysis and data matching within the memory device, enabling efficient processing of data sets and identification of minimum or maximum values in a limited number of clock cycles.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If resistive-switching memory technology is used, then memory density and power consumption are improved, but processing capability and pattern recognition capability are insufficient
Solution Approach 1:
The patent combines memory storage functions with pattern recognition processing functions into a single integrated device. The resistive-switching memory array is merged with logic circuits that can perform deterministic pattern recognition, allowing the same physical structure to both store data and process it, thereby simultaneously achieving high memory density and enhanced processing capability.
Solution Approach 2:
The resistive-switching memory device is designed to perform multiple functions: data storage, data retrieval, and deterministic pattern recognition. The crossbar array structure serves as both the memory storage medium and the computational engine, enabling the device to handle various computational tasks including multiplication, accumulation, and pattern matching without requiring separate processing units.
2Power
If conventional memory architecture is used, then processing power is sufficient, but power consumption is high and memory density is limited
Solution Approach 1:
The memory device performs pattern recognition operations autonomously without requiring external processing units. The integrated logic circuits within the memory array can independently execute deterministic pattern recognition algorithms, eliminating the need to transfer data between memory and separate processors, thereby reducing overall system power consumption and architectural complexity.
3Quantity of substance
If memory capacity is increased, then data storage capability is improved, but processing efficiency for large datasets deteriorates
Solution Approach 1:
The memory array is divided into multiple independently controllable segments or regions, each capable of performing pattern recognition operations on subsets of data. This segmentation allows parallel processing of large datasets across multiple segments, maintaining high processing efficiency even as total memory capacity increases. Each segment can be independently activated and processed simultaneously.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enhances data processing efficiency by allowing for real-time comparative analysis and data matching within the memory device, reducing power consumption and increasing memory density, while improving performance and processing power.
Implementation Method 1
Resistive-switching memory represents a recent innovation within the field of integrated circuit technology
Implementation Method 2
logic circuits incorporating pattern recognition algorithms, in an embodiment
Data Source
AI summary
Various embodiments of the present disclosure provide for a memory device having inline processing circuitry. Disclosed memory devices can comprise logic circuits incorporating pattern recognition algorithms, in an embodiment. Comparative analysis functions on sets of data can be implemented with pulldown circuits connected to a common data line. In some embodiments, minimum values, maximum values and the like can be determined among the sets of data in a number of clock cycles comparable to a number of bits in the sets of data.