Integrated Write Mux and Driver Circuit for Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory write operations require separate multiplexor and write driver components, leading to inefficiencies in driving current and logic high level degradation, particularly when operating at lower voltages.
Innovation Solution
An integrated write driver and multiplexor system that combines cell selection and data writing into a single component, utilizing decoding logic and PMOS transistors to generate driver signals with sufficient current and maintained logic high levels, capable of operating at lower voltages (VCCmin) without additional NMOS stacks.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If separate multiplexor and write driver components are used, then device functionality is achieved, but driving current is insufficient and logic high level degradation occurs
Solution Approach 1:
The patent merges the multiplexor and write driver into a single integrated driver circuit. The multiplexor select signals and data signals are combined within the same circuit structure, allowing the driver to receive both selection and data inputs directly. This integration eliminates the need for separate components and their associated interconnections, thereby reducing complexity while improving driving current capability and preventing logic high level degradation.
Solution Approach 2:
The integrated driver circuit performs multiple functions simultaneously: it acts as both a multiplexor (selecting memory cells) and a write driver (writing data to selected cells). The single circuit structure handles both cell selection and data writing operations, making the device more versatile and efficient compared to separate specialized components.
2Reliability
If separate multiplexor and write driver components are used, then device functionality is achieved, but logic high level degradation occurs particularly at lower voltages
Solution Approach 1:
By integrating the multiplexor and write driver, the patent eliminates the signal path between separate components that causes logic high level degradation. The direct integration ensures that select signals and data signals are processed together without intermediate transmission stages that would cause voltage drops and level degradation, especially at lower operating voltages.
3Power
If additional NMOS stacks are added to improve driving current, then power delivery increases, but device complexity and voltage requirements increase
Solution Approach 1:
The integrated driver structure eliminates the need for additional NMOS stacks by combining the multiplexor and driver functions. The single circuit architecture provides sufficient driving current through its inherent structure, avoiding the complexity of adding extra transistor stacks that would be required in separate component designs.
Data Source
AI summary
An integrated driver system is disclosed. The driver system includes decoding logic and a driver portion. The decoding logic is configured to receive select signals and data signals. The driver portion is configured to generate driver signals according to the decoded signals.