Inter-Tier Vias for 3D IC Power Distribution
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Three-dimensional integrated circuits (3D ICs) face electrical challenges such as significant voltage drops, inductive losses, and signal degradation due to long conductive paths used for power and signal distribution across multiple tiers, leading to inefficiencies and performance issues.
Innovation Solution
The implementation of inter-tier vias (IVs), specifically monolithic inter-tier vias (MIVs), which provide shorter conductive paths by electrically coupling uppermost and bottommost interconnect layers across tiers, reducing resistance and improving signal integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If long conductive paths are used for power and signal distribution across multiple tiers, then connectivity between tiers is achieved, but voltage drops and signal degradation occur
Solution Approach 1:
The patent introduces inter-tier vias that extend vertically through the substrate to create direct conductive paths between upper and lower interconnect layers. This dimensional approach (vertical via paths) bypasses the need for long lateral conductive paths through intermediate tiers, thereby reducing resistance and voltage drops while maintaining signal integrity across multiple tiers.
2Ease of manufacture
If conventional interconnect structures are used, then manufacturing simplicity is maintained, but interconnect resistance and congestion increase
Solution Approach 1:
The patent segments the interconnect structure by introducing separate inter-tier via paths that directly connect upper and lower interconnect layers. This segmentation creates dedicated vertical conduits for power and signal distribution, isolating them from intermediate tier routing. The result is reduced interconnect resistance and congestion while maintaining manufacturing simplicity through integration with existing via formation processes.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach minimizes voltage drops and signal degradation, enhances IC performance by reducing interconnect resistance and congestion, and optimizes power and signal distribution across 3D ICs.
Implementation Method 1
one or more first inter-tier vias (IVs) configured to electrically couple the second interconnect layer and the uppermost first interconnect layer
Data Source
AI summary
Various implementations described herein may be directed to using inter-tier vias (IVs) in integrated circuits (ICs). In one implementation, a three-dimensional (3D) IC may include a plurality of tiers disposed on a substrate layer, where the tiers may include a first tier having a first active device layer electrically coupled to first interconnect layers, and may also include a second tier having a second active device layer electrically coupled to a second interconnect layer, where the first interconnect layers include an uppermost layer that is least proximate to the first active device layer. The 3D IC may further include IVs to electrically couple the second interconnect layer and the uppermost layer. The uppermost layer may be electrically coupled to a power source at peripheral locations of the first tier, thereby electrically coupling the power source to the first active device layer and to the second active device layer.