Semiconductor Interconnect Buffer Layer for Dielectric Crack Mitigation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The integration of MEMS devices with CMOS devices in semiconductor structures often results in thermal stress-induced cracks in dielectric layers due to mismatched coefficients of thermal expansion, particularly at dielectric corners, which compromises the integrity of the interconnection structure.
Innovation Solution
A buffer layer is formed over the dielectric corners and exposed surfaces to generate compressive stress, counteracting the tensile stress from the conductive materials and thereby mitigating the cracking issue.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If MEMS devices are integrated with CMOS devices in a semiconductor structure, then integration density and functionality are improved, but thermal stress-induced cracks form in dielectric layers due to mismatched coefficients of thermal expansion
Solution Approach 1:
A buffer layer is introduced as an intermediary component between the dielectric layer and the interconnection structure. This buffer layer has a coefficient of thermal expansion that is intermediate between the dielectric layer and the conductive materials, thereby reducing the thermal stress mismatch and preventing crack formation at dielectric corners while maintaining integration density
Solution Approach 2:
The buffer layer is specifically positioned at dielectric corners and exposed surfaces where thermal stress concentration occurs. By applying the buffer layer locally at these critical locations rather than uniformly throughout the structure, the patent addresses the stress concentration problem at specific points while maintaining the overall integration design
2Ease of manufacture
If conventional interconnection structures are used without buffer layers, then manufacturing process is simpler, but thermal stress causes cracking in dielectric layers at corners
Solution Approach 1:
The buffer layer is formed in advance before the interconnection structure is completed. By preparing the buffer layer at dielectric corners and exposed surfaces beforehand, the structure is pre-conditioned to withstand subsequent thermal stress during processing and operation, preventing crack formation without complicating the overall manufacturing flow
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The buffer layer effectively balances thermal stress, reducing crack formation in the dielectric layer by approximately 50% and enhancing the structural reliability of the semiconductor device.
Implementation Method 1
thermal stress-induced cracks in dielectric layers due to mismatched coefficients of thermal expansion
Implementation Method 2
A buffer layer is formed over the dielectric corners and exposed surfaces to generate compressive stress, counteracting the tensile stress from the conductive materials
Data Source
AI summary
A method for forming a semiconductor device includes receiving a first bonded to a second substrate by a dielectric layer, wherein a conductive layer is disposed in the dielectric layer and a cavity is formed between the first substrate, the second substrate and the dielectric layer; forming a via opening in the second substrate to expose the conductive layer and a vent hole in the substrate to couple to the cavity; forming a first buffer layer covering sidewalls of the via opening and a second buffer layer covering sidewalls of the vent hole; and forming a connecting structure in the via opening and a sealing structure to seal the vent hole.