On-Chip Interconnect Burst Read Chunking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current on-chip interconnects face challenges in efficiently handling burst read transactions due to the need for buffering data items in the default order, which increases power and circuit area costs and latency, especially when dealing with completer devices that do not support data chunking.
Innovation Solution
The interconnect is designed to reconstruct chunk identifying information for data items received from completer devices that do not provide it, allowing for chunking-enabled transactions even when targeting devices with mixed capabilities, thereby reducing the need for additional buffering and latency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data items are buffered in default order to handle burst read transactions, then data transfer reliability is improved, but power consumption and circuit area increase
Solution Approach 1:
The patent extracts the chunk identifying information generation function from the completer device and places it in the interconnect control circuitry. This allows the interconnect to reconstruct chunk identifying information for data items received from completer devices that do not provide it, eliminating the need for buffering while maintaining reliable data transfer across mixed-capability devices.
Solution Approach 2:
The interconnect acts as an intermediary that reconstructs chunk identifying information for data items received from completer devices. This mediator function allows chunking-enabled transactions to work with mixed-capability devices without requiring buffering, thus maintaining reliability while reducing power consumption.
2Reliability
If data items are buffered in default order to handle burst read transactions, then data transfer reliability is improved, but circuit area increases
Solution Approach 1:
The patent extracts the chunk identifying information generation function from the completer device and places it in the interconnect control circuitry. This allows the interconnect to reconstruct chunk identifying information for data items received from completer devices that do not provide it, eliminating the need for buffering while maintaining reliable data transfer across mixed-capability devices.
Solution Approach 2:
The interconnect acts as an intermediary that reconstructs chunk identifying information for data items received from completer devices. This mediator function allows chunking-enabled transactions to work with mixed-capability devices without requiring buffering, thus maintaining reliability while reducing power consumption.
3Reliability
If data items are buffered in default order to handle burst read transactions, then data transfer reliability is improved, but latency increases
Solution Approach 1:
The patent extracts the chunk identifying information generation function from the completer device and places it in the interconnect control circuitry. This allows the interconnect to reconstruct chunk identifying information for data items received from completer devices that do not provide it, eliminating the need for buffering while maintaining reliable data transfer across mixed-capability devices.
Solution Approach 2:
The interconnect acts as an intermediary that reconstructs chunk identifying information for data items received from completer devices. This mediator function allows chunking-enabled transactions to work with mixed-capability devices without requiring buffering, thus maintaining reliability while reducing power consumption.
Data Source
AI summary
An on-chip interconnect comprises control circuitry which responds to a burst read request received at an initiating requester interface, to control issuing of at least one read request to at least one target completer device via at least one target completer interface. For a chunking enabled burst read transaction, the control circuitry supports returning the requested data items to the initiating requester device in a number of data transfers, with an order of the data items in the data transfers permitted to differ from a default order and each data transfer specifying chunk identifying information identifying which portion of the data items is represented by returned data for that data transfer. For a data transfer returned to the initiating requester device based on data returned from one of a second subset of completer interfaces, the control circuitry generates the chunk identifying information to be specified by the given data transfer.


