Interconnect Structure Bottom-Up Deposition Void Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor manufacturing, especially at the 10 nanometers (N10) and below scale, physical vapor deposition (PVD) and electrochemical plating (ECP) Cu deposition methods suffer from severe overhangs and voids due to pinch-off issues, which hinder continuous sidewall coverage and gap-filling in small-sized damascene structures.
Innovation Solution
A magnetic-controlled reactive sputter tool is used to ionize metal atoms under specific frequency and pressure conditions, ensuring high directional control and bottom-up deposition to fill recessed features without voids, forming conductive interconnects with low electrical resistance and bamboo structures.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If PVD or ECP Cu deposition is used at 10nm and below scale, then metal interconnects can be formed, but severe overhangs and inside voids occur due to pinch-off, decreasing continuous sidewall coverage
Solution Approach 1:
The patent changes the deposition parameters by using atomic layer deposition (ALD) instead of PVD or ECP, controlling the deposition process at the atomic level to achieve conformal coverage without overhangs. The process parameters include precise control of precursor delivery, temperature, and pressure to ensure uniform metal filling in high-aspect-ratio structures at 10nm node
Solution Approach 2:
The patent replaces the mechanical/physical vapor deposition process with a chemical vapor deposition process (ALD). Instead of physically depositing metal atoms that create overhangs, the chemical reaction process allows atoms to deposit conformally on all surfaces including vertical sidewalls, eliminating the pinch-off effect
2Manufacturing precision
If conventional metal deposition is used to fill recessed features, then interconnects can be formed, but gap-filling ability is poor due to pinch-off effects
Solution Approach 1:
The patent employs atomic layer deposition with precisely controlled deposition parameters including temperature (typically 150-300°C), pressure, and precursor pulse timing to achieve uniform metal filling. The atomic-level control allows the deposition process to proceed bottom-up without pinch-off, ensuring complete gap-filling in recessed features
Solution Approach 2:
The patent substitutes the line-of-sight physical vapor deposition mechanism with a chemical reaction-based ALD process. The chemical precursors diffuse into recessed features and react conformally on all surfaces, enabling complete gap-filling without the geometric constraints that cause pinch-off in conventional methods
3Reliability
If copper interconnects are used with low-k dielectrics, then superior conductivity and reduced parasitic capacitance are achieved, but manufacturing complexity increases at small dimensions
Solution Approach 1:
The patent uses ALD to deposit copper interconnects with atomic-level precision, controlling grain structure and orientation to maintain superior conductivity. The process parameters are optimized to achieve dense, void-free metal films that preserve electrical performance while enabling fabrication at 10nm node
Solution Approach 2:
The patent replaces conventional multi-step PVD/ECP processes with a single ALD process, reducing manufacturing complexity. The chemical vapor deposition approach eliminates the need for separate seed layer deposition and electroplating steps, simplifying the overall fabrication process while maintaining copper's superior electrical properties
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances gap-filling ability and reduces electrical resistance in conductive interconnects, preventing pinch-off and voids, even at sub-20 nanometer technology nodes, while maintaining high purity and quality of the metal lines.
Implementation Method 1
A magnetic-controlled reactive sputter tool is used to ionize metal atoms under specific frequency and pressure conditions
Implementation Method 2
physical vapor deposition (PVD) seed and electrochemical plating (ECP) Cu deposition
Data Source
AI summary
A method for manufacturing a semiconductor comprises: providing a substrate; forming an opening in a dielectric layer disposed over the substrate; providing a target with a first type atoms; ionizing the first type atoms provided from the target; providing a bias to the substrate for controlling the moving paths of the ionized first type atoms thereby directing the ionized first type atoms in the opening; and forming a first conductive structure from bottom of the opening with the ionized first type atoms under a pre-determined frequency and a pre-determined pressure.