Interleaved Via-Bar Capacitor Structure for Higher Capacitance Density
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing capacitor structures in semiconductor devices face challenges in achieving high capacitance density without requiring additional manufacturing processes.
Innovation Solution
Incorporating via bars with a smaller width dimension than the capacitor plates, interleaved between the conductive plates, which are located at a half-pitch spacing, to enhance capacitance density.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If capacitor plates are made larger to increase capacitance, then capacitance increases, but device area increases
Solution Approach 1:
The patent introduces via bars as a third-dimensional element interleaved between capacitor plates. Instead of simply enlarging plates in the planar dimension, the via bars extend vertically through dielectric layers, creating a multi-dimensional capacitor structure that increases capacitance without proportionally increasing device footprint area.
Solution Approach 2:
The via bars are nested within and between the capacitor plate structures, with smaller width dimensions than the plates themselves. This nested arrangement allows the via bars to fit within the spatial envelope of the capacitor structure, effectively utilizing existing space to increase overall capacitance density.
2Quantity of substance
If via bars are added to increase capacitance density, then capacitance density increases, but manufacturing complexity increases
Solution Approach 1:
The via bars are formed using the same deposition and patterning processes as the capacitor plates, merging the fabrication steps for both structures. This integrated approach allows simultaneous formation of plates and via bars without requiring separate dedicated process modules, thereby limiting the increase in manufacturing complexity.
Solution Approach 2:
The via bars serve multiple functions: they act as additional capacitive elements, provide electrical interconnections, and structure the dielectric layers. This multi-functionality reduces the need for separate structures, simplifying the overall manufacturing process while achieving high capacitance density.
Data Source
AI summary
The present disclosure relates to semiconductor structures and, more particularly, to via bars interleaved between conductive plates of a capacitor structure and methods of manufacture. The structure includes: a capacitor structure having a plurality of capacitor plates within layers of dielectric material; a wiring structure in a lower layer of the dielectric material, the wiring structure electrically connecting to one of the capacitor plates; and a plurality of via bars within the layers of dielectric material and interleaved with the plurality of capacitor plates. The plurality of via bars have a different width dimension than the plurality of capacitor plates.