Intermixed Capacitor Array for Matching Variation Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Capacitance variations between capacitors in integrated circuits, particularly due to local and global variations, affect the uniformity and performance of IC products, with existing methods failing to effectively reduce these variations without increasing costs or compromising performance.
Innovation Solution
A capacitor set structure comprising multiple capacitor units arranged in parallel and spatially intermixed to form a 2D or 3D array, where each capacitor is divided into groups with the same capacitance per unit, reducing both local and global capacitance variations by minimizing area and ensuring uniform performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If the capacitor area is increased to decrease local capacitance variation, then the local capacitance variation is reduced, but the product performance uniformity deteriorates
Solution Approach 1:
Capacitors are segmented into multiple smaller capacitor units that are spatially intermixed. This segmentation ensures that both capacitors in a differential pair experience similar local variations, improving matching and thus product performance uniformity, while avoiding the need to increase overall capacitor area.
Solution Approach 2:
The spatial intermixing arrangement ensures that capacitor units are distributed with similar local characteristics throughout the structure. This creates local quality homogeneity where adjacent capacitor units experience similar process variations, improving matching without requiring uniform large-area capacitors that would worsen global variations.
Data Source
AI summary
A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.