Cascaded Electronic Latch Circuit for Stable Multi-Phase Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing multi-phase signal generators for transceivers face challenges with high power consumption, limited frequency operation, and timing uncertainties due to the use of complex circuit architectures, which hinder the efficient generation of multi-phase signals required for harmonic rejection and bandwidth efficiency in wireless communication systems.
Innovation Solution
A compact electronic latch circuit comprising only 5 transistors, designed to change state based on input signals and present output states, allowing for the generation of multi-phase signals through a cascaded structure that reduces parasitic capacitance and power consumption, enabling higher frequency operation and improved stability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional latch circuits are used to generate multi-phase signals, then the circuit can operate in latch mode, but timing uncertainty occurs and the stored state may be overridden
Solution Approach 1:
The latch circuit is segmented into distinct functional blocks: a first latch block for capturing input signals during active phases, and a second latch block for generating output signals during inactive phases. This segmentation isolates the sampling and holding functions, preventing state overriding and eliminating timing uncertainty while maintaining circuit simplicity
Solution Approach 2:
The first latch block preliminarily captures and stores the input signal state during the active phase before the inactive phase begins. This preliminary action ensures that the stored state is fixed and cannot be overridden during the inactive phase, thereby improving timing accuracy without increasing complexity
2Adaptability or versatility
If complex circuit architectures are used to generate multi-phase signals, then signal generation capability is achieved, but power consumption increases
Solution Approach 1:
The latch circuit is designed as a universal multi-phase signal generator that can produce N-phase signals with arbitrary duty cycles by controlling the active and inactive phases. The same basic latch structure handles both signal capture and output generation, eliminating the need for separate complex circuitry and reducing overall power consumption
Solution Approach 2:
The circuit operates by periodic switching between active and inactive phases, where the first latch block is activated during active phases to capture signals, and the second latch block is activated during inactive phases to generate outputs. This periodic action allows the same hardware to perform multiple functions over time, reducing power consumption compared to continuously active complex circuits
3Adaptability or versatility
If complex circuit architectures are used for multi-phase signal generation, then signal generation is achieved, but operating frequency is limited
Solution Approach 1:
By segmenting the circuit into separate latch blocks for different phases, each block operates independently during its designated phase. This segmentation reduces the critical path delay and parasitic capacitance compared to a single complex architecture, enabling higher operating frequencies while maintaining multi-phase signal generation capability
Solution Approach 2:
The invention extracts the essential function of multi-phase signal generation from complex architectures and implements it using simple latch circuits. By taking out only the necessary latching functionality and eliminating unnecessary complex components, the circuit achieves high-speed operation with reduced parasitic effects
Data Source
Figure 1(a)~1(b)
Figure 2
Figure 3
AI summary
An electronic latch circuit (100) and a multi−phase signal generator (300) are disclosed. The electronic latch circuit (100) comprises an output circuit (105) comprising a first output (X, 106), a second output (Y, 107) and a third output (Z, 108). The electronic latch circuit (100) further comprises an input circuit (101) comprising a first input (A, 102), a second input (B, 103) and a clock signal input (CLK, 104). The electronic latch circuit (100) is configured to change state based on input signals at the inputs (A, B, CLK) of the input circuit (101) and a present state of the output circuit (105). The multi−phase signal generator (300) comprises a plurality N of the electronic latch circuit (100) for generating N phase signals with individual phases. The plurality N of the electronic latch circuit (100) are cascaded with each other.