LDMOS Field Plate for RF Ruggedness
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
RF LDMOS transistors for high-frequency applications face challenges in handling excess energy due to local breakdowns, leading to insufficient ruggedness and degradation of RF performance, as external diodes are ineffective in improving breakdown voltage and current.
Innovation Solution
Incorporating a field plate with a planar metal shield or drop-shaped horizontal projection at the tip of the drain finger to reduce the maximum electric field magnitude, ensuring a more balanced distribution and increasing the breakdown voltage, allowing for a higher breakdown current along the drain finger without local breakdowns.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If external diodes are added to improve ruggedness, then breakdown voltage and current increase, but RF performance degrades
Solution Approach 1:
The invention merges the protective function with the existing drain structure by integrating a field plate into the drain finger configuration. This combines the breakdown protection function with the RF signal path structure, eliminating the need for separate external protective diodes while maintaining RF performance.
Solution Approach 2:
The field plate acts as an intermediary element between the drain and substrate, creating a controlled electric field distribution that prevents direct high-stress contact. This intermediary structure enables gradual energy dissipation through the drain-substrate diode without exposing the RF signal path to disruptive external components.
2Reliability
If breakdown voltage is increased to handle more energy, then ruggedness improves, but local breakdown occurs at lower voltage reducing effectiveness
Solution Approach 1:
The field plate creates a non-uniform electric field distribution with different field strengths at different locations. The region under the field plate experiences a modified field distribution that prevents local breakdown hotspots, while other regions maintain appropriate field strength for normal operation. This local quality variation enables higher overall breakdown voltage without sacrificing uniformity.
Solution Approach 2:
The field plate geometry (planar metal shield or drop-shaped projection) modifies the electric field lines to follow curved paths rather than straight lines concentrated at sharp corners. This curvature distributes the electric field more evenly across the drain-substrate junction, preventing field concentration that would lead to localized breakdown at lower voltages.
3Reliability
If field plate geometry is optimized to reduce maximum electric field, then breakdown voltage increases, but manufacturing complexity increases
Solution Approach 1:
The invention optimizes specific geometric parameters of the field plate (such as the dimensions of the planar metal shield or drop-shaped projection) to achieve the desired electric field distribution. By carefully selecting parameters like field plate area, position, and shape characteristics, the design achieves high breakdown voltage while remaining compatible with standard semiconductor manufacturing processes.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution enhances the ruggedness of RF LDMOS transistors by enabling a higher breakdown voltage and current, effectively sinking more electrical energy without damaging the device, while maintaining optimal RF performance.
Implementation Method 1
the tip of the drain finger comprises a field plate adapted to reduce the maximum magnitude of the electric field between the drain and the substrate
Data Source
AI summary
Laterally diffused metal oxide semiconductor transistor for a radio frequency-power: amplifier comprising a drain finger (25,27) which drain finger is connected to a stack of one or more metal interconnect layers, (123,61,59,125) wherein a metal interconnect layer (123) of said stack is connected to a drain region (25) on the substrate, wherein said stack comprises a field plate (123, 125, 121) adapted to reduce the maximum magnitude of the electric field between the drain and the substrate and overlying the tip of said drain finger.