Low-K Oxide Integration for Memory Word Line Interference
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices face challenges with neighboring word line interference due to parasitic cells formed by fringing electric fields, which affect accurate programming and increase threshold voltage distributions, especially as devices are scaled down in size.
Innovation Solution
The introduction of low-k dielectric materials in locations where fringing electric fields occur and high-k materials in non-fringing areas, such as adjacent to control gates, to reduce the strength of fringing electric fields and minimize parasitic cell formation, thereby improving programming accuracy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory devices are scaled down in size, then device density and integration are improved, but neighboring word line interference increases due to fringing electric fields forming parasitic cells
Solution Approach 1:
The patent applies different dielectric materials with different properties to different spatial locations: low-k dielectric materials are placed in regions where fringing electric fields occur (between adjacent control gates), while high-k dielectric materials are used in non-fringing regions (adjacent to control gates). This local differentiation reduces parasitic cell formation in critical areas while maintaining device density.
Solution Approach 2:
The patent employs a composite dielectric structure combining low-k and high-k dielectric materials within the same memory device. The low-k material (with dielectric constant k1) is strategically positioned to suppress fringing fields, while the high-k material (with dielectric constant k2, where k2 > k1) is used in regions where field confinement is needed. This composite approach resolves the interference issue without sacrificing integration density.
2Measurement precision
If low-k dielectric materials are introduced to reduce fringing electric fields, then programming accuracy is improved, but device complexity increases due to multiple material integration
Solution Approach 1:
The dielectric layer is segmented into distinct regions with different materials: a first dielectric material (low-k) is formed in a first region where fringing electric fields occur, and a second dielectric material (high-k) is formed in a second region adjacent to the control gate. This segmentation allows each material to perform its optimized function while maintaining overall device functionality.
Solution Approach 2:
Different dielectric properties are assigned to different spatial locations based on the local electric field characteristics. Low-k material is placed where field suppression is needed, and high-k material is placed where field enhancement is beneficial, optimizing programming accuracy without requiring complete redesign of the entire device structure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces neighboring word line interference, leading to more precise programming and reduced threshold voltage distributions, enhancing the overall performance and reliability of memory devices.
Implementation Method 1
parasitic cells formed by fringing electric fields
Implementation Method 2
reducing a dielectric constant of a fringing electric field path of the control gate layers
Data Source
AI summary
Techniques for fabricating a memory device which has reduced neighboring word line interference, and a corresponding memory device. The memory device comprises a stack of alternating conductive and dielectric layers, where the conductive layers form word lines or control gates of memory cells. In one aspect, the memory device is provided with a reduced dielectric constant (k) in locations of a fringing electric field of the control gate. For example, portions of the dielectric layers can be replaced with a low-k material. One approach involves recessing the dielectric layer and providing a low-k material in the recess. Another approach involves doping a portion of the blocking oxide layer to reduce its dielectric constant. Another approach involves removing a portion of the blocking oxide layer. In another aspect, the memory device is provided with an increased dielectric constant adjacent to the control gates.