LPC Serial Interrupt Direction Control for Voltage Level Shifting

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing LPC bus serial interrupt systems face challenges in efficiently exchanging signals between a CPU and external devices due to voltage level differences, which can result in hardware damage or incorrect signal interpretation.

Innovation Solution

A low pin count (LPC) bus serial interrupt system that includes an interrupt direction signal generator to determine the current interrupt direction and a level-shifter to convert the voltage level of signals exchanged between the host and the external device based on this direction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If voltage level conversion is implemented between host and external device, then signal exchange safety is improved, but device complexity increases

Engineering Contradiction:
Improvesignal exchange safetyVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A level-shifter circuit is introduced as an intermediary component between the host and external device to convert voltage levels. This mediator handles the voltage translation automatically based on the interrupt direction signal, ensuring safe signal exchange without requiring complex control logic in the host or external device, thus resolving the contradiction between reliability and complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If interrupt direction control is added to manage signal flow, then signal interpretation accuracy is improved, but device complexity increases

Engineering Contradiction:
Improvesignal interpretation accuracyVSAvoidcontrol mechanism complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The system determines the interrupt direction in advance and generates an interrupt direction signal before signal exchange occurs. This preliminary action allows the level-shifter to be pre-configured with the correct voltage conversion parameters, ensuring accurate signal interpretation while avoiding the need for complex real-time detection and adjustment mechanisms.

Inventive Principle:
Principle #10Preliminary action

3Object-affected harmful factors

If a level-shifter is integrated into the LPC bus system, then hardware protection is improved, but manufacturing complexity increases

Engineering Contradiction:
Improvehardware damage protectionVSAvoidsystem integration complexity
Core Design Contradiction:
Object-affected harmful factorsVSEase of manufacture

Solution Approach 1:

The level-shifter is implemented as a dedicated, simple voltage conversion component that can be easily integrated into the LPC bus system. By using a specialized but relatively simple level-shifter circuit rather than complex protection mechanisms, the system achieves hardware protection while maintaining ease of manufacture and integration.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution enables efficient and safe signal exchange between the CPU and external devices by accurately converting voltage levels, thereby preventing hardware damage and ensuring correct signal interpretation.

Implementation Method 1

a level-shifter configured to convert a voltage level of a signal exchanged between the host and the external device according to the current interrupt direction signal

Methodology Applied
Scientific EffectVoltage level conversion:

Data Source

PatentEP4040301B1Method and system of low pin count (LPC) bus serial interrupt
Publication Date: 2025.06.04 PHYTIUM TECH CO LTD
  • EP4040301B1 patent drawingFigure 1~3
  • EP4040301B1 patent drawingFigure 4a~4b
  • EP4040301B1 patent drawingFigure 5A

AI summary

A low pin count (LPC) bus serial interrupt system includes: an interrupt direction signal generator configured to determine a current interrupt direction signal according to whether a host currently sends a first interrupt signal to an external device; and a level-shifter configured to convert a voltage level of a signal exchanged between the host and the external device according to the current interrupt direction signal.