Memory Access Clock Estimation With Quantization Error Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for determining the quantity of clock cycles for memory access operations fail to account for errors in quantization, leading to timing errors and decreased performance.

Innovation Solution

A method for determining clock cycles that involves truncating a clock cycle duration and using a correction factor to calculate a quantity inversely proportional to the truncated value, ensuring accurate accounting for errors in maximum duration-based operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the quantity of clock cycles is determined using existing quantization methods, then the calculation is simple, but timing errors occur and performance decreases

Engineering Contradiction:
Improvetiming accuracyVSAvoidperformance
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent modifies the quantization parameters by introducing a correction factor that adjusts the relationship between clock cycle duration and access duration. Instead of using a fixed quantization method, the system dynamically adjusts the clock cycle quantity calculation by applying a correction factor derived from the ratio of maximum access duration to quantized maximum access duration, thereby resolving the timing errors while maintaining computational efficiency

Inventive Principle:
Principle #35Parameter changes

2Ease of operation

If quantization is applied to clock cycle duration, then the calculation process is simplified, but errors in determining maximum duration are introduced

Engineering Contradiction:
Improvecalculation simplicityVSAvoidtiming error accuracy
Core Design Contradiction:
Ease of operationVSReliability

Solution Approach 1:

The patent implements a feedback mechanism where the correction factor is calculated based on the discrepancy between the actual maximum access duration and the quantized maximum access duration. This feedback loop allows the system to continuously refine the clock cycle quantity calculation, ensuring that timing accuracy is maintained even as quantization simplifies the overall calculation process

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20250292823A1Maximum memory clock estimation procedures
Publication Date: 2025.09.18 MICRON TECHNOLOGY INC
  • US20250292823A1 patent drawing
  • US20250292823A1 patent drawing
  • US20250292823A1 patent drawing

AI summary

Methods, systems, and devices for maximum memory clock estimation procedures are described. For instance, a device, such as a host device, may truncate a value of a first parameter associated with a first duration for a clock coupled with a memory array to perform a clock cycle and may estimate a value of a second parameter that is inversely proportional to the truncated value of the first parameter. The device may determine a quantity of clock cycles associated with a maximum duration for accessing one or more memory cells of the memory array based on adjusting the second parameter. The device may access the one or more memory cells of the memory array based on the determined quantity of clock cycles associated with the maximum duration.