Memory Component Adjustable Core Interface Data Rate Ratio
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern computer systems face limitations where faster memory interfaces are available, but the memory core speeds are not sufficient to utilize the potential performance increase, leading to suboptimal performance.
Innovation Solution
The implementation of multiple bi-directional column interface buses within the memory component allows for an adjustable core-to-interface data rate ratio, enabling data to be split and interleaved across multiple buses to optimize data transfer rates without increasing memory core speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If memory core speed is increased to match faster memory interfaces, then interface utilization improves, but manufacturing complexity and cost increase
Solution Approach 1:
The patent divides the memory system into two independent components: the memory core operating at its native speed and the interface operating at higher speeds. Multiple column interface buses are segmented to handle data transfer independently from the core speed, allowing the interface to be optimized without changing the core.
Solution Approach 2:
The patent introduces an intermediary data buffer and control logic between the memory core and the interface. This intermediary layer decouples the core and interface operations, allowing the interface to run faster than the core by buffering and managing data flow independently.
2Productivity
If multiple column interface buses are implemented to increase bandwidth, then interface throughput improves, but device complexity increases
Solution Approach 1:
The patent segments the data transfer path into multiple parallel column interface buses, each handling a portion of the data traffic. This segmentation increases total bandwidth while keeping each individual bus manageable in complexity.
Solution Approach 2:
The patent combines multiple column interface buses into a unified interface system that operates under single control logic. The control unit manages data distribution across multiple buses, achieving high throughput while maintaining centralized control to limit complexity growth.
3Speed
If data is split and interleaved across multiple buses, then data transfer rate improves, but control complexity increases
Solution Approach 1:
The patent implements periodic interleaving of data across multiple column interface buses, where data words are distributed in a regular, repeating pattern. This periodic approach simplifies the control logic compared to arbitrary data distribution, as the pattern can be generated with simple counters and multiplexers.
Solution Approach 2:
The patent uses dynamic control logic that can adjust the data distribution pattern across buses based on current operational needs. The control unit dynamically manages which data goes to which bus, allowing optimization of transfer rates while keeping the control mechanism flexible and manageable.
Data Source
AI summary
A memory component includes a memory bank comprising a plurality of storage cells and a data interface block configured to transfer data between the memory component and a component external to the memory component. The memory component further includes a plurality of column interface buses coupled between the memory bank and the data interface block, wherein a first column interface bus of the plurality of column interface buses is configured to transfer data between a first storage cell of the plurality of storage cells and the data interface block during a first access operation and wherein a second column interface bus of the plurality of column interface buses is configured to transfer the data between the first storage cell and the data interface block during a second access operation.