Memory Array Switches for Lower-Capacitance Rail Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in achieving area efficiency and operational speed due to high capacitive loading from numerous metal rails between the memory array and the memory controller, which affects the performance and power consumption of memory devices.
Innovation Solution
Implementing switches to selectively couple or decouple local lines to global lines, reducing the number of global lines required and minimizing capacitive loading, thereby improving operational speed and reducing power consumption while maintaining area efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If numerous metal rails are used to connect memory array to memory controller, then connectivity and data transmission capability are improved, but capacitive loading increases which reduces operational speed and increases power consumption
Solution Approach 1:
The patent segments the metal rails into local lines and global lines with switching points in between. Local lines connect memory cells to switching points, while global lines connect switching points to the memory controller. This segmentation allows selective activation of rails, reducing simultaneous capacitive loading while maintaining full connectivity capability when needed.
Solution Approach 2:
The patent introduces dynamic switching capability where switches can selectively couple or decouple local lines to global lines based on operational needs. This dynamic control allows the system to activate only the necessary rails during each operation, reducing capacitive loading and power consumption while maintaining the ability to use all rails when full bandwidth is required.
2Productivity
If numerous metal rails are used to connect memory array to memory controller, then data transmission capability is improved, but power consumption increases due to high capacitive loading
Solution Approach 1:
The metal rail infrastructure is segmented into local and global segments with switching points, enabling selective activation. This allows the system to maintain high data transmission capability by activating sufficient rails while consuming less power by keeping unnecessary rails inactive, directly addressing the contradiction between productivity and energy usage.
Solution Approach 2:
Dynamic switching enables the system to adapt power consumption to actual data transmission needs. The switches selectively couple local lines to global lines based on which memory cells are being accessed, ensuring that power is consumed only by the rails actively transmitting data, thereby maintaining high productivity while reducing overall power consumption.
3Speed
If all local lines are continuously coupled to global lines, then data access speed is improved, but area efficiency decreases and capacitive loading increases
Solution Approach 1:
The continuous coupling is segmented into selective coupling through switching points. This allows the system to maintain fast data access by directly coupling only the local lines that are currently being accessed to global lines, while leaving other local lines uncoupled. This reduces the area required for continuous coupling infrastructure and lowers capacitive loading on global lines.
Solution Approach 2:
The static continuous coupling is replaced with dynamic selective coupling. Switches enable rapid coupling of local lines to global lines when data access is needed, maintaining high speed performance. When no access is needed, the coupling is decoupled, reducing area requirements and capacitive loading. This dynamic approach resolves the contradiction between maintaining speed and improving area efficiency.
Data Source
AI summary
Disclosed herein are related to a memory array including a set of memory cells and a set of switches to configure the set of memory cells. In one aspect, each switch is connected between a corresponding local line and a corresponding subset of memory cells. The local clines may be connected to a global line. Local lines may be metal rails, for example, local bit lines or local select lines. A global line may be a metal rail, for example, a global bit line or a global select line. A switch may be enabled or disabled to electrically couple a controller to a selected subset of memory cells through the global line. Accordingly, the set of memory cells can be configured through the global line rather than a number of metal rails to achieve area efficiency.