Semiconductor Memory Auxiliary Driver Phase Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed semiconductor memory devices face challenges in maintaining a uniform data valid window and preventing power consumption increases due to phase variations in the external clock caused by operation environments, leading to delayed data output and reduced drivability of the data strobe signal.
Innovation Solution
The semiconductor memory device incorporates an auxiliary driver that bypasses delays for the first output data strobe signal and uses a timing controller to adjust the phase of the pre-enable signal, ensuring the data strobe signal is aligned with the system clock edges, thereby maintaining uniform operation margins and reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the semiconductor memory device uses a DLL circuit to compensate clock delay, then data output timing is synchronized with the system clock, but the phase of the external clock varies due to operation environments (temperature, voltage, process), causing delayed data output and non-uniform data valid window
Solution Approach 1:
The patent applies preliminary action by generating the first data strobe signal earlier than subsequent strobe signals. Specifically, the first data strobe signal is generated at a timing earlier by one clock cycle than the second and subsequent data strobe signals, compensating for the phase delay caused by environmental variations before the actual data output occurs. This preliminary timing adjustment ensures uniform data valid windows despite clock phase instability.
Solution Approach 2:
The patent changes the timing parameter of the data strobe signals dynamically. The first data strobe signal is generated with a different phase (earlier by one clock cycle) compared to subsequent data strobe signals. This parameter change in signal timing compensates for the phase variations in the external clock caused by temperature, voltage, and process variations, maintaining reliable data output synchronization.
2Loss of energy
If the data strobe signal is delayed due to phase variations, then power consumption increases, but reducing the delay maintains uniform operation margins and reduces power consumption
Solution Approach 1:
By generating the first data strobe signal in advance (earlier by one clock cycle), the patent eliminates the need for delayed signal generation. This preliminary action prevents the accumulation of phase delays that would otherwise require additional power-consuming compensation mechanisms, thereby reducing overall power consumption while maintaining timing accuracy.
Solution Approach 2:
The patent makes the data output control circuit self-correcting by automatically adjusting the phase of the first data strobe signal without requiring external intervention or complex compensation circuits. The circuit itself generates the corrected timing signal, reducing the need for additional power-consuming delay compensation mechanisms and maintaining uniform operation margins inherently.
Data Source
AI summary
Semiconductor memory device and method for operating the same comprise an auxiliary driver configured to output an internal strobe signals generated corresponding to a read command as a plurality of auxiliary strobe signal in response to a control signal, wherein the auxiliary driver bypass a first output auxiliary strobe signal, and delay to output the rest of the auxiliary strobe signal among the outputted auxiliary strobe signal and a strobe signal generator for driving the auxiliary strobe signal to output the delayed auxiliary strobe signal as a data strobe signals.