In-Memory Biometric Comparison Using Parallel ANN Logic Blocks

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory systems face challenges in efficiently comparing and authenticating biometric identifiers, particularly in ensuring reliable identification and authentication with varying levels of certainty, convenience, and security, as single biometric comparisons may not meet desired standards in all implementations.

Innovation Solution

The implementation of an apparatus and method that utilizes an array of memory cells with complementary metal-oxide-semiconductor (CMOS) logic blocks and a controller to perform multiple comparison operations using artificial neural networks (ANNs), allowing for the selection and processing of different biometric identifiers across various layers, enabling efficient comparison and authentication through the use of ANN operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple biometric identifiers are compared using traditional memory systems, then identification reliability improves, but comparison speed and processing efficiency deteriorate

Engineering Contradiction:
Improveidentification reliabilityVSAvoidcomparison speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent divides the biometric comparison process into multiple parallel comparison operations, where different portions of the biometric data are compared simultaneously across multiple memory blocks and processing units. This segmentation allows the system to maintain high reliability through comprehensive comparison while achieving faster processing speeds through parallel execution of comparison tasks.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a spatial dimension to the comparison process by utilizing three-dimensional memory structures and multi-layered processing architectures. By organizing memory blocks and processing units in three-dimensional space, the system can perform multiple comparison operations simultaneously, thereby improving both reliability and processing efficiency without increasing sequential processing time.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If comprehensive biometric comparison is performed, then authentication security improves, but system complexity and processing overhead increase

Engineering Contradiction:
Improveauthentication securityVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent designs a universal memory and processing architecture that can handle multiple types of biometric comparisons (fingerprint, facial recognition, iris scanning, etc.) using the same hardware structure. This multi-functional design allows comprehensive security checks without requiring separate complex systems for each biometric modality, thereby maintaining authentication security while controlling system complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The memory system incorporates self-organizing and self-managing capabilities that automatically optimize comparison operations based on the specific biometric data being processed. The system autonomously manages memory allocation, processing task distribution, and result aggregation, reducing the need for external control complexity while maintaining comprehensive security verification.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11854311B2Comparison of biometric identifiers in memory
Publication Date: 2023.12.26 MICRON TECHNOLOGY INC
  • US11854311B2 patent drawing
  • US11854311B2 patent drawing
  • US11854311B2 patent drawing

AI summary

Systems, apparatuses, and methods related to comparison of biometric identifiers in memory are described. An example apparatus includes an array of memory cells, a plurality of logic blocks in complementary metal-oxide-semiconductor (CMOS) under the array, and a controller coupled to the array of memory cells. The controller is configured to control a first portion of the plurality of logic blocks to receive a first subset of a set of biometric identifiers from the array and to perform a first comparison operation thereon and control a second portion of the logic blocks to receive a second subset of the set of biometric identifiers from the array and to perform a second comparison operation thereon. The first and second subsets of the biometric identifiers are different biometric identifiers and the first and second comparison operations are performed to determine a match of the first and second subsets respectively to a stored template.