Semiconductor Memory Bit Line Equalizer Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory devices utilizing a memory element that stores information by resistance difference face challenges in achieving high-speed operation while minimizing errors and capacitance coupling noise, particularly due to the discharge of adjacent bit lines during the charging process.
Innovation Solution
The semiconductor memory device employs a dual sense amplifier system with distinct control mechanisms for selected and unselected bit lines, where the equalizer voltage is applied to both the selected and unselected bit lines to charge them simultaneously, and maintains the unselected bit lines in a charged state during sensing, reducing noise interference.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the equalizer voltage is applied to charge the selected bit line, then the charging speed is improved, but capacitance coupling noise from adjacent bit lines increases
Solution Approach 1:
The patent applies equalizer voltage to adjacent unselected bit lines before and during the charging of the selected bit line. This preliminary action pre-charges the adjacent bit lines to reduce potential differences, thereby minimizing capacitance coupling noise while maintaining high-speed charging of the selected bit line
Solution Approach 2:
The patent counteracts the harmful capacitance coupling effect by proactively charging adjacent bit lines with equalizer voltage. This preliminary anti-action neutralizes the potential for noise coupling before the selected bit line charging completes, allowing high-speed operation without excessive noise
2Measurement precision
If adjacent bit lines are discharged during charging, then the memory cell information can be sensed, but noise interference increases
Solution Approach 1:
The patent maintains adjacent bit lines in a charged state throughout the sensing process, rather than discharging them. This preliminary and sustained action of keeping adjacent lines charged prevents noise interference while still allowing the selected bit line to sense memory cell information through its potential changes
Solution Approach 2:
The patent applies different voltage control strategies to different bit lines: the selected bit line is allowed to change potential for sensing, while adjacent unselected bit lines are maintained at a stable charged potential. This local differentiation allows sensing accuracy without the noise that would result from discharging adjacent lines
3Productivity
If the same control is applied to all bit lines, then the control circuit is simple, but high-speed operation with noise reduction cannot be achieved
Solution Approach 1:
The patent segments the bit line control into distinct groups: selected bit lines that require potential changes for sensing, and adjacent unselected bit lines that require maintained charging. This segmentation is implemented through separate control circuits that apply equalizer voltage selectively, enabling high-speed noise-reduced operation without excessive overall complexity
Solution Approach 2:
The patent implements dynamic control where the equalizer voltage application is timed and targeted specifically to adjacent unselected bit lines during the charging and sensing phases. This dynamic, conditional control approach achieves high performance while keeping the circuit complexity manageable through selective rather than universal control
Data Source
AI summary
In a semiconductor memory device storing a resistance difference as information, a long time is taken so as to charge and/or discharge a selected cell by an equalizer circuit, which results in a difficulty of a high speed operation. A selection circuit puts, in a selected state, at least three bit lines which includes a selected bit line connected to a selected memory cell together with unselected bit lines adjacent to the selected bit line on both sides of the selected bit line. The selected and the unselected bit lines are coupled to sense amplifiers through an equalizer circuit. The equalizer circuit puts both the selected and the unselected bit lines into charging states and thereafter puts only the selected bit line into a discharging state to perform a sensing operation. On the other hand, the unselected bit lines are continuously kept at the charging states during the sensing operation. This makes it possible to perform the sensing operation at a high speed with a rare malfunction.