Synchronous Memory Burst Write Exit Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In synchronous memory devices, the exit operation from a burst write operation is often asynchronous, risking premature termination of the last cycle, and existing solutions complicate control by requiring inhibition until completion, especially when sync signal frequencies are high.
Innovation Solution
A synchronous memory device with buffer circuits and flip-flop circuits that synchronize control signals with the clock signal for the burst write operation, ensuring the exit operation is aligned with the clock, thus preventing premature termination and simplifying control.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the exit operation from burst write operation is controlled asynchronously, then the response speed is improved, but the reliability deteriorates due to risk of premature termination
Solution Approach 1:
An intermediary synchronization mechanism is introduced between the asynchronous exit command and the burst write operation. The system uses a synchronization signal that is generated asynchronously but then synchronized with the clock cycle to mediate between the fast asynchronous response and the synchronous operation completion, ensuring the exit operation does not prematurely terminate the burst write while maintaining fast response capability.
2Reliability
If the exit operation is inhibited for a fixed time interval, then the reliability is improved by preventing overlapping, but the productivity deteriorates due to wait time
Solution Approach 1:
The system performs preliminary detection of the burst write operation status before executing the exit operation. By checking whether the burst write operation has been fully completed prior to allowing the exit operation to proceed, the system avoids the need for fixed time interval inhibition, thereby preventing operation overlap while minimizing wait time and maintaining high throughput.
3Reliability
If a wait time period is provided for high frequency sync signals, then the reliability is improved by preventing overlap, but the loss of time increases
Solution Approach 1:
Instead of using a fixed wait time period, the system dynamically determines the timing of the exit operation based on the actual status of the burst write operation. The synchronization mechanism adapts to the specific duration and completion status of each burst write operation, allowing the exit operation to be executed as soon as it is safe to do so, thereby minimizing wait time while ensuring reliability for high frequency sync signals.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Synchronous memory devices and control methods for performing burst write operations are disclosed. In one embodiment, a synchronous memory device for controlling a burst write operation comprises a first buffer circuit for buffering a first control signal requesting an exit from the burst write operation in synchronization with a clock signal associated with the burst write operation, and a latch circuit for performing a reset in response to the first control signal forwarded by the first buffer circuit, wherein the reset triggers the exit from the burst write operation.