Semiconductor Memory Capacity Control Circuit Power Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor memory devices face inefficiencies in power and signal management, particularly when dealing with memory devices having data capacities not in powers of 2, leading to unnecessary power consumption and resource wastage in unused regions.

Innovation Solution

A semiconductor memory apparatus is designed with an effective region for data storage and a residual region, where the capacity control circuit restricts power and signal supply to the residual region, minimizing power consumption by converting it into zones like ECC or redundancy regions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If power and signals are supplied to the entire memory region including residual regions, then the memory device can access all addressable locations, but power consumption increases and resources are wasted in unused regions

Engineering Contradiction:
Improvememory access capabilityVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The memory region is divided into effective regions (for data storage) and residual regions (unused or alternative function regions). The capacity control circuit segments the power supply and signal supply paths, allowing independent control of power and signal delivery to each region based on actual usage requirements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The capacity control circuit dynamically adjusts power and signal supply to different memory regions based on operational needs. When certain address ranges are not accessed, the corresponding residual regions receive restricted power and signal supply, enabling adaptive power management that matches actual memory usage patterns.

Inventive Principle:
Principle #15Dynamics

2Adaptability or versatility

If the memory device supports non-power-of-2 data capacities, then system requirements are met, but unused address spaces create resource wastage

Engineering Contradiction:
Improvedata capacity flexibilityVSAvoidresource wastage
Core Design Contradiction:
Adaptability or versatilityVSLoss of substance

Solution Approach 1:

Different regions of the memory device are assigned different functional qualities. Effective regions maintain full power and signal supply for normal operation, while residual regions have restricted supply. This local differentiation allows the device to support flexible data capacities while minimizing resource wastage in unused areas.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

Residual regions that would otherwise represent wasted resources are repurposed for alternative functions such as ECC (error correction code) storage or redundancy. The capacity control circuit enables these regions to be discarded from the main address space while recovering their utility for supporting functions, thereby eliminating resource wastage.

Inventive Principle:
Principle #34Discarding and recovering

3Reliability

If switching circuits in residual regions are fully activated, then complete memory coverage is achieved, but unnecessary switching operations increase power consumption

Engineering Contradiction:
Improvememory coverageVSAvoidenergy loss from switching
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The capacity control circuit extracts and isolates the switching circuits in residual regions from the main power and signal distribution network. By taking out these unused switching circuits and restricting their power supply, the system maintains complete memory coverage capability while eliminating unnecessary switching operations that would consume energy.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS9734875B2Semiconductor memory apparatus
Publication Date: 2017.08.15 SK HYNIX INC
  • US9734875B2 patent drawing
  • US9734875B2 patent drawing
  • US9734875B2 patent drawing

AI summary

A semiconductor memory apparatus includes an effective region which is a portion of the memory region and functions as a data storage space, a residual region which is another portion of the memory region, and a capacity control circuit which restricts supply of power and signals to the residual region.