Memory Cell Array Current Delivery and Spike Mitigation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory cell arrays face challenges in delivering sufficient programming current to memory cells located farther from the current source while mitigating the hazards of current spikes that can damage memory cells nearer to the current source.
Innovation Solution
Introducing a layer of resistive material with varying resistivity levels on conductive lines in memory cell arrays, where near memory cells receive a higher resistivity material to protect against current spikes and far memory cells receive a lower resistivity material to maintain current delivery, optimizing the resistance of current paths based on their proximity to the current source.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If memory cells are located farther from the current source, then current delivery is improved, but current spike damage increases
Solution Approach 1:
The patent applies different resistivity materials at different locations within the memory cell array. Specifically, higher resistivity material is used in regions closer to the current source where current spikes are more severe, while lower resistivity material is used in regions farther from the current source where current delivery is more challenging. This spatial variation in material properties simultaneously addresses both current spike mitigation and current delivery optimization.
Solution Approach 2:
The patent changes the resistivity parameter of the conductive line materials based on location. By selecting materials with different resistivity values for different regions of the memory cell array, the system optimizes the balance between current spike suppression and current delivery efficiency without requiring complex control circuits or dynamic adjustments.
2Reliability
If higher resistivity material is used to protect against current spikes, then memory cell durability is improved, but current delivery to far memory cells deteriorates
Solution Approach 1:
The patent implements a spatially differentiated material strategy where higher resistivity materials are strategically placed in regions most vulnerable to current spikes (closer to the current source), while lower resistivity materials are placed in regions where current delivery is the primary challenge (farther from the current source). This local optimization resolves the contradiction by allowing each region to have material properties suited to its specific operational challenges.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the durability of memory cell arrays by effectively managing current spikes and ensuring reliable current delivery to both near and far memory cells, thereby improving the overall performance and longevity of the memory cells.
Implementation Method 1
a high resistive material along any of the first and second conductive lines at a cross point of a near memory cell, the high resistive material to increase a resistance of a current path for the near memory cell
Implementation Method 2
a low resistive material along any of the first and second conductive lines at a cross point of a far memory cell, the low resistive material to reduce a resistance of a current path for the far memory cell
Data Source
AI summary
A single memory cell array is formed to maintain current delivery and mitigate current spike through the deposition of resistive materials in two or more regions of the array, including at least one region of memory cells nearer to contacts on the conductive lines and at least one region of memory cells farther from the contacts, where the contacts connect the conductive lines to the current source. Higher and lower resistive materials are introduced during the formation of the memory cells and the conductive lines based on the boundaries and dimensions of the two or more regions using a photo mask. Multiple memory cell arrays formed to maintain current delivery and mitigate current spike can be arranged into a three-dimensional memory cell array. The regions of memory cells in each memory cell array can vary depending on resistance at the contacts on the conductive lines that provide access to the memory cells, where the resistance can vary from one memory cell array to another.