Memory Cell Signal Margin Determination via Noise Threshold Calibration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current DRAMs face challenges in accurately determining the signal margin of memory cells due to noise interference, which affects data access accuracy and performance evaluation.

Innovation Solution

A method and apparatus that determine the sense signal threshold of memory cells during write and read operations, accounting for various noise influences such as SA mismatch, data background, data retention time, and signal timing noises, to calculate the actual signal margin and improve performance evaluation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If higher density of memory cell array is implemented, then storage capacity is improved, but noise interference increases and signal margin is reduced

Engineering Contradiction:
Improvestorage capacityVSAvoidnoise interference
Core Design Contradiction:
Quantity of substanceVSObject-affected harmful factors

Solution Approach 1:

The patent segments the noise analysis into distinct categories (SA mismatch noise, data background noise, data retention time noise, signal timing noise) and addresses each separately through targeted calibration operations, allowing the system to maintain high density while managing different noise sources independently

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes operational parameters (timing parameters, voltage levels, signal thresholds) to optimize performance at different density levels. By adjusting these parameters based on measured signal margins, the system adapts to noise conditions created by higher density configurations

Inventive Principle:
Principle #35Parameter changes

2Reliability

If signal margin is reduced due to noise, then data access accuracy deteriorates, but increasing signal margin reduces storage efficiency

Engineering Contradiction:
Improvedata access accuracyVSAvoidstorage efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent replaces physical hardware modifications with software-based calibration and measurement techniques. Instead of changing the physical memory architecture to improve signal margin, the system uses computational methods to measure and compensate for noise effects, maintaining storage efficiency while improving data access accuracy

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Device complexity

If traditional performance evaluation methods are used, then evaluation simplicity is maintained, but measurement precision is insufficient due to noise influence

Engineering Contradiction:
Improveevaluation simplicityVSAvoidsignal margin measurement accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent performs preliminary calibration operations before actual performance evaluation. By pre-measuring and characterizing noise effects under various conditions, the system establishes baseline data that simplifies subsequent evaluations while ensuring high measurement precision through noise compensation

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11978503B2Method and apparatus for determining signal margin of memory cell and storage medium
Publication Date: 2024.05.07 CHANGXIN MEMORY TECH INC
  • US11978503B2 patent drawing
  • US11978503B2 patent drawing
  • US11978503B2 patent drawing

AI summary

The present disclosure relates to a method and apparatus for determining a signal margin (SM) of a memory cell, a storage medium and an electronic device, and relates to the technical field of integrated circuits. The method for determining an SM of a memory cell includes: when the memory cell performs write and read operations, determining a sense signal threshold of the memory cell under an influence of a noise; and determining, based on the sense signal threshold, an actual SM of the memory cell during data reading.