Memory Cell Programming via Snapback Signal Pulses
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies face challenges in efficiently programming and reading resistance-variable memory cells, particularly in reducing energy consumption and power usage during programming operations, due to the need for continuous voltage differentials and inefficient current management.
Innovation Solution
The use of a plurality of signal pulses applied across memory cells to achieve snapback events, allowing for adjustable energy delivery and reduced power consumption by turning off current during each snapback, enabling more efficient programming and reading processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If continuous voltage differentials are applied to program resistance-variable memory cells, then programming operations can be performed, but energy consumption and power usage increase
Solution Approach 1:
The patent applies periodic voltage pulses instead of continuous voltage differentials to program memory cells. The controller applies a sequence of voltage pulses with varying magnitudes and polarities, allowing the memory cell to undergo snapback events that progressively change its resistance state. This periodic action reduces energy consumption by eliminating the need for continuous voltage application while still achieving reliable programming operations through cumulative resistance changes.
2Productivity
If higher voltage differentials are applied to achieve faster programming, then programming speed increases, but energy consumption increases
Solution Approach 1:
The patent segments the programming process into multiple discrete voltage pulse applications rather than applying a single high-voltage differential. Each pulse contributes partially to the resistance change, and the cumulative effect of multiple pulses achieves the desired programming state. This segmentation allows for controlled energy delivery at lower voltage levels while maintaining programming speed through efficient use of each pulse's energy contribution.
Solution Approach 2:
The patent dynamically changes voltage pulse parameters (magnitude, polarity, duration) based on the memory cell's current resistance state and the desired target state. By adjusting these parameters adaptively, the system optimizes the balance between programming speed and energy consumption, applying stronger pulses when faster transitions are needed and weaker pulses when fine-tuning is required.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces overall energy consumption and power usage by adjusting energy delivery through snapback events and optimizing current management, enhancing the efficiency of programming and reading operations in resistance-variable memory cells.
Implementation Method 1
a plurality of signal pulses is applied across a plurality of memory cells concurrently until each respective memory cell reaches a desired state. Each signal pulse causes each respective memory cell to move toward the desired state by causing each respective memory cell to snap back.
Data Source
AI summary
In an example, a plurality of signal pulses is applied across a plurality of memory cells concurrently until each respective memory cell reaches a desired state. Each respective memory cell is commonly coupled to a first signal line and is coupled to a different respective second signal line. Each signal pulse causes each respective memory cell to move toward the desired state by causing each respective memory cell to snap back. Current to a respective second signal line is turned off in response to each time the respective memory cell coupled thereto snaps back.