Dynamic Power Supply Voltage Adjustment for Memory Cell Write Margin
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory cell technologies face challenges in reducing power supply voltage during write operations without incurring data loss, as lowering the voltage can lead to data retention failure and limited write margin due to worsened contention between transistors.
Innovation Solution
The implementation of a dynamic power supply voltage adjustment system that temporarily drops the power supply voltage below the data retention voltage level for a controlled duration during write operations, using a pulse generator and biasing circuit to manage the voltage droop, ensuring data retention and improved write margin without static current consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the power supply voltage level is reduced during write operation, then the write margin is improved, but data loss occurs
Solution Approach 1:
The patent applies dynamics by making the power supply voltage time-dependent rather than static. The voltage is dynamically adjusted to be higher during read operations (above data retention voltage) and lower during write operations (below data retention voltage). This temporal variation in voltage levels allows the system to optimize write margin during writes while ensuring data retention during reads, resolving the contradiction between improved write margin and data loss prevention
Solution Approach 2:
The patent implements periodic action through the use of a voltage control circuit that periodically switches the power supply voltage between two distinct levels based on the operational phase. During write operations, the voltage is pulsed to a lower level to improve write margin, while during read operations, it is maintained at a higher level to ensure data retention. This periodic switching between voltage states enables the system to achieve both improved write margin and data loss prevention at different time intervals
2Use of energy by moving object
If the power supply voltage level is reduced, then power consumption is minimized, but write margin deteriorates due to worsened transistor contention
Solution Approach 1:
The patent applies parameter changes by modifying the power supply voltage parameter based on the operational requirements. During write operations, the voltage is reduced to a level below the data retention voltage to minimize power consumption while still achieving acceptable write margin. During read operations, the voltage is increased above the data retention voltage to ensure proper read functionality. This dynamic parameter adjustment allows the system to optimize power consumption without permanently degrading write margin
Solution Approach 2:
The patent uses dynamics to make the power supply voltage adaptive rather than fixed. The voltage control circuit dynamically adjusts the voltage level in response to the operational phase, enabling the system to achieve low power consumption during writes while maintaining sufficient write margin through temporary voltage elevation during critical operations. This dynamic behavior resolves the contradiction between power minimization and write margin maintenance
Data Source
AI summary
Described is an apparatus and system for improving write margin in memory cells. In one embodiment, the apparatus comprises: a first circuit to provide a pulse signal with a width; and a second circuit to receive the pulse signal and to generate a power supply for the memory cell, wherein the second circuit to reduce a level of the power supply below a data retention voltage level of the memory cell for a time period corresponding to the width of the pulse signal. In one embodiment, the apparatus comprises a column of memory cells having a high supply node and a low supply node; and a charge sharing circuit positioned in the column of memory cells, the charge sharing circuit coupled to the high and low supply nodes, the charge sharing circuit operable to reduce direct-current (DC) power consumption.