Memory Data Receiver Chip With Internal Reference Voltage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Data reception chips face interference from external noise when accessing memories, affecting data accuracy due to the lack of effective noise filtering and reference voltage generation within the chip.
Innovation Solution
A data reception chip is designed with a comparison module, voltage generation module, logic unit, detection module, and switching module, which generates a reference voltage to track signal changes and reduce error rates, while minimizing the number of pins through internal voltage generation and noise filtering mechanisms.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If the data reception chip receives external signals to access memory, then data access functionality is enabled, but external noise interferes with the accessing operation reducing data accuracy
Solution Approach 1:
The patent introduces an intermediary reference voltage signal generated internally within the data reception chip to mediate between the external data signal and the internal logic circuits. This reference voltage acts as a mediator that enables accurate comparison of external signals while being immune to external noise interference, thus maintaining data accuracy while preserving data access functionality
Solution Approach 2:
The data reception chip generates its own reference voltage internally through a voltage generation module, making the system self-sufficient and independent from external voltage sources. This self-service approach ensures that the reference voltage used for data comparison is not affected by external noise, thereby maintaining measurement precision while enabling data access
2Measurement precision
If a reference voltage is generated externally to improve data accuracy, then noise interference is reduced, but the number of pins on the data reception chip increases
Solution Approach 1:
The patent combines the voltage generation module and the data reception functions into a single integrated chip. By merging the reference voltage generation capability within the data reception chip, the design eliminates the need for separate external voltage sources and additional pins, thereby maintaining data accuracy while reducing device complexity
Solution Approach 2:
The data reception chip is designed with multi-functionality, incorporating both data reception and reference voltage generation capabilities within the same device. This universal design allows the chip to serve multiple purposes - receiving external data signals and generating internal reference voltages - thereby improving data accuracy without requiring additional pins for external voltage inputs
Data Source
Figure 1A
Figure 1B
Figure 2A~2B
AI summary
A data reception chip coupled to an external memory including a first input-output pin to output first data and including a comparison module, a voltage generation module, a logic unit, a detection module and a switching module is provided. The comparison module is coupled to the first input-output pin to configure to receive the first data. The comparison module compares the first data with a first reference voltage to identify the value of the first data. The voltage generation module is configured to generate the first reference voltage. The logic unit is coupled to the comparison module and the voltage generation module and outputs at least one switching signal. The detection module detects the logic unit to generate at least one detection signal. The switching module transmits the detection signal to a test pin according to the switching signal.