Memory Cell Code Table Mapping for Multi-Bit Storage Efficiency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As the number of data bits stored in memory cells increases, the efficiency of memory devices decreases, and existing technologies struggle to effectively manage and store multiple data bits without compromising performance.
Innovation Solution
A memory device is designed to divide and store data bits in multiple memory cells using a code table generator to generate code patterns, and an internal operation controller to manage the storage and retrieval of data bits based on these patterns, employing inverting operations to optimize storage and reading efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the number of data bits stored in memory cells increases, then the storage capacity increases, but the efficiency of memory cells decreases
Solution Approach 1:
The patent divides data bits into multiple groups and stores them in different memory cells using a code table mapping system. Instead of storing all data bits in a single memory cell, the system segments the data storage across multiple cells, with each cell handling specific portions of the data according to predefined code patterns. This segmentation maintains storage capacity while improving operational efficiency by distributing the storage load.
2Quantity of substance
If the number of states of memory cells increases to store more data bits, then the storage capacity increases, but the complexity of managing and retrieving data increases
Solution Approach 1:
The patent employs a code table that is pre-generated and stored, mapping specific data bit patterns to corresponding memory cell states. This preliminary preparation of code tables allows the memory system to efficiently manage and retrieve data without complex real-time processing. When data needs to be stored or retrieved, the system simply references the pre-computed code table, significantly reducing the complexity of data management operations.
3Productivity
If data bits are divided and stored in multiple memory cells, then the storage efficiency improves, but the number of reads required to retrieve complete data increases
Solution Approach 1:
The patent implements a feedback mechanism where the code table stores not only the mapping from data bits to memory states but also information about which memory cells contain which portions of the data. This feedback structure allows the retrieval system to efficiently determine which memory cells need to be read and to reconstruct the complete data by combining readings from the appropriate cells, thereby reducing the total number of reads required compared to a naive approach.
Data Source
AI summary
The present technology relates to a semiconductor device. According to the present technology, a memory device capable of dividing and storing a plurality of data bits in a plurality of memory cells may include a plurality of memory cells each configured to have a state among a plurality of states, a code table generator configured to generate, based on a plurality of data bits, a code table indicating the plurality of states as code patterns formed by parts of the data bits, the parts corresponding to the respective memory cells, and an internal operation controller configured to divide and store a plurality of target data bits in the plurality of memory cells based on the code table during a program operation.