Memory Cycle Tracking for Threshold Voltage Variation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Threshold-type memory devices experience changes in threshold voltage distributions over the life of the memory cell due to cycling operations, leading to improper data interpretation during read operations, as the sense voltage may reach the threshold voltage and alter the state of the memory cell.
Innovation Solution
Implementing a cycle tracking system that adjusts the sense voltage based on the number of cycles undergone by each memory cell, using multiple registers to track cycles and segmenting memory banks into blocks to select appropriate sense voltages for read and write operations, thereby compensating for voltage shifts and maintaining accurate data interpretation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a fixed sense voltage is used for read operations, then the memory device structure is simple and easy to operate, but the threshold voltage shifts due to cycling cause improper data interpretation
Solution Approach 1:
The patent applies preliminary action by tracking the cycle count of each memory cell in advance and using this information to select an appropriate sense voltage before performing read operations. The cycle tracking register continuously monitors the number of program/erase cycles, and based on this pre-acquired information, the system proactively adjusts the sense voltage to compensate for threshold voltage shifts before they cause reading errors, rather than reacting after errors occur.
Solution Approach 2:
The patent implements feedback by using the cycle count information as a feedback signal to dynamically adjust the sense voltage. The cycle tracking register provides continuous feedback about the wear state of memory cells, and this feedback is used to automatically select the appropriate sense voltage from multiple available voltages, creating a closed-loop system that adapts to threshold voltage changes over the memory device's lifetime.
2Measurement precision
If the sense voltage is adjusted to compensate for threshold voltage shifts, then data interpretation accuracy is improved, but the device complexity increases due to multiple voltage levels and tracking registers
Solution Approach 1:
The patent applies segmentation by dividing the memory device into multiple segments, each with its own cycle tracking register and associated sense voltage. Memory cells are organized into banks and blocks, with tracking registers monitoring cycle counts for specific segments. This segmentation allows the system to manage complexity by localizing the tracking and adjustment mechanisms to specific memory regions rather than requiring system-wide complexity.
Solution Approach 2:
The patent implements parameter changes by dynamically changing the sense voltage parameter based on the cycle count of memory cells. Instead of using a fixed sense voltage, the system selects from multiple discrete voltage levels (e.g., first sense voltage for low cycle counts, second sense voltage for high cycle counts) based on the wear state. This parameter change approach allows accurate compensation for threshold voltage shifts while maintaining a manageable system architecture.
3Reliability
If multiple sense voltages are used to account for cycle counts, then reliability is improved, but power consumption increases due to voltage switching
Solution Approach 1:
The patent applies partial action by using multiple sense voltages only when necessary, rather than continuously switching between them. The cycle tracking register determines the appropriate voltage level based on the actual cycle count, and the system uses the higher sense voltage only for memory cells that have undergone significant cycling. For recently programmed cells with low cycle counts, the standard sense voltage is sufficient, avoiding unnecessary power consumption from voltage switching while still maintaining reliability when needed.
Data Source
AI summary
A memory system may include multiple memory cells to store logical data and cycle tracking circuitry to track a number of cycles associated the memory cells. The cycles may be representative of one or more past accesses of the memory cells. The memory system may also include control circuitry to access the memory cells. Accessing of the memory cell may include a read operation, a write operation, or both. During the accessing of the memory cell, the control circuitry may determine a voltage parameter of the access based at least in part on the tracked number of cycles.