Semiconductor Memory Data Alignment for Varying Input Speeds

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor memory devices face challenges in efficiently processing data at varying input speeds due to the diversification of operation states, which requires adaptable circuit configurations and operations for normal and state loading modes.

Innovation Solution

A semiconductor memory device is designed with a data alignment signal generation unit, data alignment unit, and state data storage unit that generate and select alignment signals based on operation modes, allowing for optimized data processing by detecting input speeds and adjusting alignment signals accordingly, ensuring efficient data storage and processing in both normal and state loading modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If the semiconductor memory device supports multiple operation states with diversified configurations, then the adaptability and versatility of the device is improved, but the device complexity and difficulty of processing data at varying input speeds increases

Engineering Contradiction:
Improveoperation state diversityVSAvoidcircuit configuration complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic operation modes that allow the semiconductor memory device to adapt its internal circuit configuration based on the input data speed. The device can switch between a first operation mode for fast data input and a second operation mode for slow data input, dynamically adjusting the circuit behavior to match the operational requirements without requiring multiple fixed configurations.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes operational parameters (such as clock signal timing, data latching edges, and control signal activation points) based on the detected input speed. By modifying these parameters dynamically, the device can handle both fast and slow data inputs efficiently using the same physical circuit, thereby reducing structural complexity while maintaining versatility.

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If the mode register set stores more data to support diversified operation states, then the adaptability is improved, but the manufacturing precision and reliability of data storage operations may deteriorate

Engineering Contradiction:
Improveoperation state capacityVSAvoiddata storage accuracy
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The patent performs preliminary detection of the input data speed before storing data in the mode register set. By detecting whether the input follows a first speed pattern or a second speed pattern, the device can pre-adjust its internal timing and control signals to match the expected input characteristics, ensuring accurate data capture and storage regardless of the speed variation.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent incorporates a detection mechanism that monitors the input data speed and provides feedback to control the data alignment and storage operations. This feedback loop ensures that the mode register set receives data at the correct timing and under appropriate control conditions, maintaining high precision in data storage operations even as the device supports multiple operation states.

Inventive Principle:
Principle #23Feedback

3Ease of operation

If the device uses different alignment signals for different operation modes, then the ease of operation and processing efficiency is improved, but the device complexity increases

Engineering Contradiction:
Improvedata processing efficiencyVSAvoidsignal generation complexity
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The patent designs a unified alignment signal generation unit that can produce different alignment signals (first alignment signal and second alignment signal) based on the detected operation mode. This multi-functional unit uses the same hardware structure to generate different timing patterns and control sequences, eliminating the need for separate dedicated circuits for each mode and thereby reducing overall device complexity while maintaining operational efficiency.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9672896B2Semiconductor memory device and semiconductor system having the same
Publication Date: 2017.06.06 SK HYNIX INC
  • US9672896B2 patent drawing
  • US9672896B2 patent drawing
  • US9672896B2 patent drawing

AI summary

A semiconductor memory device may include: a data alignment signal generation unit suitable for generating an alignment signal corresponding to an input speed of data; a data alignment unit suitable for aligning the data in response to the alignment signal to output aligned data; and a state data storage unit suitable for storing the aligned data in response to a control signal which is activated at a given time.