Memory Decoding System Bit Line Coupling Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory decoding systems, the coupling effect between bit lines during read operations can lead to incorrect comparison results and reduced reliability due to increased voltage on selected bit lines, causing read failures.
Innovation Solution
A control method and apparatus that utilize specific signal control sequences for PMOS and NMOS transistors to manage bit line voltages, ensuring the output signal is not affected by coupling effects between bit lines, by applying appropriate logic levels to transistor gates and sources during different read operation stages.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If bit lines are placed close together to increase storage density, then area efficiency is improved, but coupling effects between bit lines cause voltage increases and read failures
Solution Approach 1:
A coupling compensation circuit is introduced as an intermediary component between the selected and unselected bit lines. This circuit includes compensation transistors that are coupled to the unselected bit lines and controlled by compensation control signals, thereby generating compensating voltages that offset the coupling-induced voltage increases on the selected bit line during read operations
Solution Approach 2:
The patent changes the electrical parameters (voltage levels) of the unselected bit lines through the coupling compensation circuit. By dynamically adjusting the voltage on unselected bit lines using compensation transistors controlled by specific control signals, the system compensates for the harmful coupling effects and maintains stable voltage on the selected bit line
2Reliability
If coupling compensation circuits are added to bit lines, then read operation reliability is improved, but device complexity increases
Solution Approach 1:
The coupling compensation circuit uses the same types of components (transistors, bit lines, control signals) that are already present in the standard memory decoder architecture. The compensation transistors are integrated into the existing bit line structure and share control signals with other decoder operations, thereby adding compensation functionality without significantly increasing overall device complexity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Prevents voltage increases on selected bit lines during read operations, maintaining stable reference output signals and improving memory read operation reliability by isolating the output signal from coupling effects between bit lines.
Implementation Method 1
a first PMOS transistor, a second PMOS transistor, a first NMOS transistor, a second NMOS transistor and a fourth NMOS transistor
Data Source
AI summary
A memory decoding system includes a memory decoding reference current module. The memory decoding reference current module includes: a first reference current unit connected to one end of a second reference bit line; a second reference current unit connected to one end of a first reference bit line; a third reference current unit connected to one end of a third reference bit line; a first reference NMOS transistor, a source of which is connected to the second reference bit line; a second reference NMOS transistor, a source of which is connected to a drain of the first reference NMOS transistor; and a gate of the first reference NMOS transistor and a gate of the second NMOS transistor are connected to a logic high level.