Memory Device Connection Verification via Multi-Stage Pads
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for testing interconnections between substrates, such as integrated circuit devices and printed circuit boards, are inefficient and often require additional components or increase die size, failing to effectively verify all connections, especially power and ground connections, without interfering with device operation.
Innovation Solution
The implementation of multi-stage connection pads with test paths that allow for temporary current paths to facilitate continuity testing between connection pads, enabling efficient verification of all interconnections without increasing die size or affecting device operation, and the use of these paths can be disabled post-testing to avoid interference.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional testing methods (x-ray machines, microscopes) are used to verify connections, then connection verification capability is improved, but device complexity and cost increase
Solution Approach 1:
The patent introduces an intermediary testing mechanism by routing test signals through existing functional I/O pins and internal circuitry rather than requiring external imaging equipment. Test paths are established through the device's own operational pathways, using the device's functional architecture as the testing medium itself.
Solution Approach 2:
The device performs self-testing by utilizing its own operational I/O pins and internal signal paths to verify connections. The testing function is integrated into the device's existing operational architecture, allowing the device to test itself without external specialized equipment.
2Measurement precision
If JTAG boundary scan is used for testing, then some connection testing capability is improved, but die size increases and testing time is extended
Solution Approach 1:
Test paths are pre-configured through the device's operational architecture during manufacturing, with test signal routes established through functional I/O pins and internal circuitry. This preliminary setup allows for rapid testing without requiring complex real-time configuration or additional physical infrastructure.
3Measurement precision
If additional test components are added to verify connections, then connection verification capability is improved, but die size increases
Solution Approach 1:
Existing I/O pins and internal circuitry are designed to serve dual purposes: normal operational functions and connection testing functions. The same physical infrastructure used for device operation is also utilized for verification, eliminating the need for dedicated test components and maintaining compact die size.
4Measurement precision
If traditional testing methods are used, then connection verification is possible, but power and ground connections cannot be effectively tested
Solution Approach 1:
The testing methodology is dynamically adapted to test different types of connections including power and ground by utilizing the device's operational response characteristics. Test signals are applied and the device's functional response is monitored to infer connection integrity, allowing versatile testing across different connection types without requiring type-specific test equipment.
Data Source
AI summary
Some embodiments of the present invention are generally directed to testing connections of a memory device to a circuit board or other device. In one embodiment, a memory device that is configured to facilitate continuity testing between the device and a printed circuit board or other device is disclosed. The memory device includes a substrate and two connection pads that are electrically coupled to one another via a test path. A system and method for testing the connections between a memory device and a circuit board or other device are also disclosed, as are additional techniques for detecting excess temperature and enabling special functionalities using multi-stage connection pads.