Memory Input Circuit Offset Voltage Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory systems, differential data signals often suffer from manufacturing and channel mismatches, leading to non-ideal voltage swings and DC offset voltages, which can result in erroneous data detection and duty ratio deviations from 50%, affecting data storage and retrieval.
Innovation Solution
An input circuit with a detecting circuit to identify offset voltages and an adjusting circuit to reduce their magnitude, ensuring the duty ratio of the data signal converges to 50% by selectively adjusting current flow in a current mirror-based receiver circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If differential data signals are transmitted through memory systems, then data transmission capability is improved, but DC offset voltages and duty ratio deviations occur due to manufacturing and channel mismatches
Solution Approach 1:
The patent applies preliminary action by detecting the duty ratio of differential data signals before they are fully processed, and pre-adjusting the signal characteristics to compensate for expected deviations. The detecting circuit measures the actual duty ratio, and adjustment circuits modify the differential signals in advance to correct duty ratio deviations caused by manufacturing mismatches, ensuring accurate data transmission without requiring post-processing corrections.
Solution Approach 2:
The patent implements parameter changes by dynamically adjusting voltage levels and signal timing parameters of the differential data signals. The adjustment circuits modify voltage swing amplitudes and transition timing based on detected duty ratio deviations, changing the electrical parameters of the signals to compensate for manufacturing mismatches and channel variations, thereby maintaining accurate duty ratios despite initial imperfections.
2Device complexity
If manufacturing tolerances and channel mismatches are present, then device complexity is reduced, but DC offset voltages cause erroneous data detection
Solution Approach 1:
The patent implements feedback by using the detecting circuit to continuously monitor the duty ratio of incoming differential data signals, and using this detection information to control the adjustment circuits. The feedback loop compares the actual duty ratio against the target 50% duty ratio and automatically adjusts signal parameters to eliminate deviations, preventing erroneous data detection while maintaining relatively simple circuit architecture.
Solution Approach 2:
The patent applies self-service by enabling the input circuit to automatically detect and correct its own performance deviations without external intervention. The detecting circuit monitors the duty ratio of received signals, and the adjustment circuits autonomously modify signal characteristics to compensate for mismatches, allowing the circuit to self-correct manufacturing tolerances and channel variations without requiring complex external calibration systems.
3Ease of manufacture
If duty ratio deviations from 50% occur, then manufacturing simplicity is maintained, but data storage and retrieval accuracy deteriorates
Solution Approach 1:
The patent implements dynamics by transitioning from static, fixed-parameter circuit design to dynamic, adaptive signal adjustment. The adjustment circuits continuously modify signal parameters such as voltage swing and timing based on real-time duty ratio detection, enabling the circuit to adapt to manufacturing variations and channel mismatches without requiring complex static design compensation, thereby maintaining manufacturing simplicity while improving data accuracy.
Data Source
AI summary
In one embodiment, the input circuit includes a receiver circuit that generates a data signal based on a pair of differential data signals. A detecting circuit detects an offset voltage between the pair of differential data signals, and an adjusting circuit adjusts operation of the receiver to reduce a magnitude of the detected offset voltage based on the detected offset voltage.