Memory Interface Selectable Evaluation Modes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor vendors face challenges in validating memory interface specifications due to limitations in Automated Test Equipment (ATE) generating high timing resolution pulses and the complexity of producing functional test patterns, especially as memory interfaces speed up, making it difficult to stress-test and determine pass/fail conditions.
Innovation Solution
A memory controller circuit with additional on-chip circuitry and a loopback signal path enables AC characterization without ATE, using a BERTScope and JTAG interface to generate patterns and test input specifications, allowing for simpler evaluation of electrical and timing specifications through a test interface.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If Automated Test Equipment (ATE) is used for memory interface validation, then comprehensive specification testing can be performed, but the equipment complexity and cost increase significantly
Solution Approach 1:
The patent extracts the essential test pattern generation functionality from complex ATE systems and implements it within the memory controller itself through dedicated test pattern generation circuits. This allows comprehensive specification validation to be performed using simpler external equipment while maintaining reliability through built-in self-testing capabilities.
Solution Approach 2:
The memory controller is designed with multi-functionality, serving both normal memory control operations and integrated self-testing functions. The test pattern generation and loopback mechanisms enable the same hardware to perform both data processing and specification validation, reducing the need for separate complex testing equipment.
2Measurement precision
If functional test patterns are generated to stress-test memory interfaces, then timing specifications can be validated, but the test procedure complexity increases
Solution Approach 1:
The patent implements preliminary action by pre-configuring test pattern generation circuits within the memory controller that can automatically generate appropriate test patterns without requiring complex external setup. The loopback path is pre-established to directly route test patterns through the memory interface, enabling precise timing validation through simplified procedures.
3Measurement precision
If ATE is used for high-speed memory interface testing, then accurate timing measurement can be achieved, but equipment limitations prevent effective stress-testing
Solution Approach 1:
The memory controller performs self-service by generating its own test patterns internally and routing them through the memory interface via loopback paths. This self-generated testing approach enables effective stress-testing at full operating speeds without being constrained by ATE equipment limitations, while maintaining measurement precision through dedicated timing capture circuits.
Data Source
AI summary
A memory interface enables AC characterization under test conditions without requiring the use of Automated Test Equipment (ATE) and functional patterns. The memory controller may be configured to generate output patterns through the test interface and create a loopback path for input specification testing using an external stressed-eye random number generator and checker. As a result, the memory interface may be evaluated for electrical and timing specifications under a relatively simple test setup and test procedure through the test interface (JTAG), as opposed to a complex processor program that sets up a similar memory access pattern on Automated Test Equipment (ATE).