Memory Non-Volatile Settings for Power State Transition Delays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices experience performance delays and inefficiencies due to the need for re-training after returning from a reduced-power state to a powered-on state, which offsets the energy-saving benefits of power management.

Innovation Solution

The control circuitry in memory devices stores settings determined during an initial training operation in a non-volatile location, allowing these settings to be read upon returning to a powered-on state without performing a subsequent training operation, thus avoiding delays and maintaining energy savings.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If memory devices perform re-training operations after returning from a reduced-power state to a powered-on state, then operational reliability is improved, but device productivity deteriorates due to performance delays

Engineering Contradiction:
Improveoperational reliabilityVSAvoiddevice productivity
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies preliminary action by storing training settings in non-volatile memory during an initial training operation performed when the memory device is fully powered on. When the device later transitions to a reduced-power state and back, these pre-stored settings are retrieved from non-volatile memory, eliminating the need for time-consuming re-training operations and thus maintaining productivity while ensuring operational reliability.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If memory devices perform re-training operations after returning from a reduced-power state, then settings accuracy is improved, but loss of time increases due to operational delays

Engineering Contradiction:
Improvesettings accuracyVSAvoidoperational delays
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs the training operation in advance when power is available, stores the results in non-volatile memory, and retrieves them upon returning from reduced-power state. This eliminates time loss while maintaining settings accuracy.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent creates a copy of the training settings in non-volatile memory that can be rapidly retrieved without performing the full training operation again. This copying mechanism preserves settings accuracy while dramatically reducing the time required to restore operational parameters after power state transitions.

Inventive Principle:
Principle #26Copying

3Use of energy by moving object

If memory devices enter reduced-power states for energy management, then use of energy is reduced, but loss of time increases due to re-training delays

Engineering Contradiction:
Improveenergy consumptionVSAvoidre-training delays
Core Design Contradiction:
Use of energy by moving objectVSLoss of time

Solution Approach 1:

The patent performs training operations in advance when the device is powered on, storing results in non-volatile memory before entering reduced-power states. This allows the device to maximize energy savings during idle periods while avoiding time-consuming re-training when power is restored, thus reducing both energy consumption and time loss.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

By copying training settings to non-volatile memory, the system enables rapid restoration of operational parameters after power state transitions. This eliminates the trade-off between energy saving and time loss, as the device can enter reduced-power states without worrying about subsequent re-training delays.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS11062740B2Memory with non-volatile configurations for efficient power management and operation of the same
Publication Date: 2021.07.13 MICRON TECHNOLOGY INC
  • US11062740B2 patent drawing
  • US11062740B2 patent drawing
  • US11062740B2 patent drawing

AI summary

A memory device is provided. The memory device comprises a memory array and circuitry configured to determine one or more settings for the memory array corresponding to a powered-on state of the memory device, to store the one or more settings in a non-volatile memory location, and in response to returning to the powered-on state from a reduced-power state, to read the one or more settings from the non-volatile memory location.