Memory Access Line Ramp Biasing for Uniform Cell Selection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory cells in memory devices experience uneven wear and increased risk of false selection due to varying electrical properties across different intersections, leading to rapid voltage changes and capacitive coupling, which affects reliability and longevity.
Innovation Solution
Implementing ramp-based biasing techniques to adjust access line voltages dynamically based on the electrical distance of memory cells, using control circuitry to manage ramp rates and snap detection to ensure consistent voltage application across all cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If step voltages are used to turn on memory cells at various distances, then memory cells can be selected from decoders, but near memory cells experience large spike currents and wear more quickly
Solution Approach 1:
The patent applies a ramp voltage waveform instead of a step voltage waveform. The voltage ramps from 0V to the target voltage over a controlled time period, which limits the rate of voltage change (dV/dt). This parameter change in the voltage waveform prevents excessive spike currents that would otherwise occur with step voltages, thereby reducing stress and wear on near memory cells while still enabling proper cell selection.
Solution Approach 2:
The patent introduces dynamic control of the voltage waveform by using a ramp function with adjustable slope. The voltage is not applied statically but dynamically changes over time according to a controlled ramp profile. This dynamic approach allows the system to adapt the voltage application rate to prevent harmful current spikes while maintaining effective memory cell activation.
2Speed
If rapid voltage changes are applied to memory cells, then selection speed is improved, but crossline coupling increases and false selection risk rises
Solution Approach 1:
The patent changes the temporal parameter of voltage application from instantaneous (step) to gradual (ramp). By controlling the ramp rate, the system achieves a balance between speed and interference. The voltage changes rapidly enough to maintain good selection speed but slowly enough to minimize capacitive coupling to adjacent lines, thereby reducing false selection events.
3Reliability
If high voltages are applied to turn on memory cells, then selection effectiveness is improved, but spike currents increase and cause uneven wear
Solution Approach 1:
The patent transforms the voltage waveform from a step function to a ramp function, changing the temporal parameter of voltage application. This allows the voltage to reach the necessary high level for effective cell selection while doing so gradually, preventing the formation of spike currents. The ramp rate is controlled to ensure that even near memory cells do not experience excessive current, thereby eliminating uneven wear.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Enhances memory cell reliability by reducing spike currents and cross-coupling, ensuring even wear and minimizing false selections, thereby improving the overall performance and lifespan of the memory device.
Implementation Method 1
the data value is stored based on the threshold voltage of the memory cell. For example, the data value may be based on whether the threshold voltage of the memory cell is exceeded and, in response to the voltage provided across the memory cell, the memory cell conducts current.
Implementation Method 2
near memory cells that are nearer to the driver/decoders may have a lower voltage threshold and may experience much higher voltages than necessary to turn on due to the step voltage(s) causing large spike currents to rush through the memory cell based on capacitive discharge.
Implementation Method 3
Implementing ramp-based biasing techniques to adjust access line voltages dynamically based on the electrical distance of memory cells, using control circuitry to manage ramp rates and snap detection to ensure consistent voltage application across all cells.
Data Source
AI summary
Methods and systems include memory devices with multiple access lines arranged in an array to form a multiple intersections. Memory cells are located at the intersections of the multiple access lines. Decoders are configured to drive the multiple memory cells via the multiple access lines. Variable biasing circuitry may bias a voltage on an access line of the multiple access lines to change a variable ramp rate of the voltage on the access line. A control circuit is configured to determine a memory cell of the multiple memory cells to be activated. Based at least in part on a distance from the memory cell to a corresponding decoder, the control circuit may set the variable ramp rate of the biasing circuitry.