Semiconductor Memory Refresh Control via Temperature Sensing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory apparatuses face challenges in maintaining data retention capability and reducing power consumption, particularly at low temperatures, due to the increased ratio of row hammer refresh operations, which can lead to higher refresh currents and data retention risks.
Innovation Solution
A semiconductor memory apparatus with a temperature sensor and refresh controller that adjusts the execution cycles of CBR refresh and row hammer refresh operations based on temperature and access frequency, ensuring necessary data retention while minimizing power consumption by thinning and prioritizing refresh operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the refresh cycle is shortened to maintain data retention characteristics, then the effect of row hammer refresh is improved, but the refresh current increases significantly
Solution Approach 1:
The patent implements dynamic refresh cycle adjustment based on temperature conditions. At low temperatures where cell leakage is reduced, the refresh cycle is extended rather than shortened, adapting the refresh strategy to actual physical conditions and avoiding unnecessary current consumption while maintaining data retention.
Solution Approach 2:
The patent changes the refresh cycle parameter dynamically based on temperature. By monitoring temperature and adjusting the refresh cycle accordingly, the system optimizes the balance between data retention and power consumption, extending the cycle at low temperatures and maintaining shorter cycles when needed.
2Use of energy by moving object
If temperature compensated refresh extends the refresh cycle at low temperatures, then the refresh current is reduced, but the ratio of row hammer refresh increases and data retention risk increases
Solution Approach 1:
The patent dynamically adjusts both the refresh cycle and row hammer refresh frequency based on temperature. This dynamic control prevents excessive row hammer refresh operations at low temperatures while maintaining adequate data retention, optimizing the balance between power consumption and reliability.
Solution Approach 2:
The patent implements feedback control by monitoring temperature and adjusting refresh operations accordingly. The system uses temperature feedback to modulate the refresh strategy, preventing both over-refreshing (which wastes power) and under-refreshing (which risks data loss).
3Reliability
If most refresh operations are assigned to row hammer refresh at low temperatures, then data retention capability is maintained, but power consumption increases
Solution Approach 1:
The patent changes the refresh operation parameters based on temperature. At low temperatures, it reduces the frequency of row hammer refresh operations and extends the refresh cycle, adapting to the reduced cell leakage characteristics and thereby lowering power consumption while maintaining adequate data retention.
Solution Approach 2:
The patent implements dynamic adjustment of refresh operation frequency and type based on temperature conditions. This dynamic strategy prevents excessive row hammer refresh operations at low temperatures, optimizing the balance between data retention and power consumption.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution effectively balances data retention capability and power consumption across all temperature ranges by optimizing refresh operation cycles, reducing the risk of data loss and lowering power consumption.
Implementation Method 1
a temperature sensor adapted to detect a device temperature inside the semiconductor memory apparatus to generate a corresponding temperature signal
Data Source
AI summary
A semiconductor memory apparatus is provided. The semiconductor memory apparatus includes a temperature sensor, a plurality of memory blocks and a refresh controller. The temperature sensor detects a device temperature inside the semiconductor memory apparatus to generate a corresponding temperature signal. Each of the memory blocks includes a memory cell array having a plurality of volatile memory cells, and a plurality of word lines. The refresh controller monitors accesses to the word lines, detects accesses that occur a predetermined number of times within a predetermined period, and assigns a refresh operation corresponding to the refresh operation command to a first refresh operation or a second refresh operation.