Memory Read Circuit Resistance Tuning for Adjacent Bit Separation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies face challenges in accurately distinguishing between bit values based on voltage signals, as the voltage levels are often close to those corresponding to adjacent bit values, making it difficult to read or identify the data effectively.
Innovation Solution
The proposed solution involves a memory system that includes a memory device, a reading device, a sensing device, and a feedback device. The reading device generates a voltage signal corresponding to the data, and the feedback device adjusts the resistance of the reading circuits to optimize the voltage distribution curves, thereby increasing the voltage level difference between bit values and adjacent bit values.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the memory generates a voltage signal corresponding to stored data, then data can be read from the memory, but the voltage levels are close to adjacent bit values making it difficult to distinguish between bit values
Solution Approach 1:
The patent implements a feedback mechanism where the sensed voltage signal is used to adjust the reading circuit's resistance dynamically. The reading circuit senses the voltage signal from the memory cell, and based on this sensed value, adjusts its resistance to optimize the voltage distribution curve, thereby improving the distinction between adjacent bit values in subsequent readings.
Solution Approach 2:
The reading circuit's resistance is made dynamic rather than fixed. The resistance value changes based on the sensed data, allowing the system to adapt the voltage distribution curve in real-time. This dynamic adjustment enables better separation of voltage levels corresponding to different bit values, resolving the distinction accuracy problem.
2Measurement precision
If the voltage distribution curve is optimized to increase voltage level difference, then bit value distinction improves, but additional control mechanisms are required
Solution Approach 1:
The reading circuit performs self-adjustment by using its own sensed output to modify its operating characteristics. The circuit senses the voltage signal, determines the appropriate resistance adjustment based on the sensed value, and automatically adjusts its resistance without requiring external control logic, thereby avoiding increased device complexity.
Solution Approach 2:
The reading circuit is designed to perform multiple functions: it acts as both the sensing element and the adjustment control element. The same circuit that senses the voltage signal also adjusts its resistance based on the sensed value, eliminating the need for separate control mechanisms and reducing overall system complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the ability to distinguish between bit values, improving the accuracy of data reading by increasing the voltage level difference between bit values and adjacent bit values, thus facilitating better data identification.
Implementation Method 1
The reading device is coupled to the memory device and configured to read the data to generate a voltage signal corresponding to the data
Implementation Method 2
the feedback device adjusts the resistance of the reading circuits to optimize the voltage distribution curves, thereby increasing the voltage level difference between bit values and adjacent bit values
Data Source
AI summary
A memory includes a memory device, a reading device and a feedback device. The memory device stores a plurality of bits. The reading device includes first and second reading circuits coupled to the memory device. The second reading circuit is coupled to the first reading circuit at a first node. The first and second reading circuits cooperates with each other to generate a first voltage signal at the first node based on at least one first bit of the plurality of bits. The feedback device adjusts at least one of the first reading circuit or the second reading circuit based on the first voltage signal. The first and second reading circuits generate a second voltage signal, different from the first voltage signal, corresponding to the bits, after the at least one of the first reading circuit or the second reading circuit is adjusted by the feedback device.