Memory Routing Structures for High-Density Bitcells
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory designs face limitations in pitch and performance due to constrained bitcell dimensions and metal routing in multibank memory arrays, particularly for ultra-high density bitcells, which restricts the width and spacing of global signals, leading to increased resistance and reduced performance.
Innovation Solution
Optimized routing structures that utilize wider metal widths and spacings for signals from farther banks while using narrower metal for nearer banks, and parallel coupling of inactive metal lines to reduce resistance, thereby improving timing and performance in high-density and ultra-high density bitcell memory architectures.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If wider metal routing is used for global signals in multibank memory, then resistance is reduced and performance is improved, but the available space for routing is constrained by fixed bitcell dimensions
Solution Approach 1:
The patent applies local quality by differentiating metal routing widths based on bank distance. Specifically, memory banks are divided into first banks (nearer to I/O interface) and second banks (farther from I/O interface), with the second banks using wider metal routing than the first banks. This localized differentiation optimizes resistance for distant banks without unnecessarily increasing routing area for all banks.
Solution Approach 2:
The patent utilizes multiple metal layers (vertical dimension) to route global signals. By distributing routing across different metal layers, the design increases available routing space without expanding the planar area, thereby resolving the contradiction between needing wider routing and limited available space.
2Loss of time
If metal width is increased to reduce resistance for far banks, then RC delay is reduced, but the spacing and width constraints in finer geometries limit the ability to use wide metal
Solution Approach 1:
The patent implements local quality by applying different metal width specifications to different regions. Second banks (farther from I/O) receive wider metal routing to reduce RC delay, while first banks (nearer to I/O) use standard width. This localized approach ensures RC delay optimization is applied only where necessary, respecting manufacturing constraints in other regions.
Solution Approach 2:
The patent changes the metal routing parameter (width) based on spatial location and signal distance. By adjusting the width parameter locally for second banks, the design reduces RC delay for long-distance signals while maintaining compatibility with standard manufacturing precision requirements for other parts of the circuit.
3Device complexity
If uniform metal routing is used across all banks, then layout simplicity is maintained, but resistance varies significantly with bank distance leading to performance degradation
Solution Approach 1:
The patent resolves this contradiction by applying local quality - using uniform metal routing for first banks (maintaining simplicity) and wider metal routing for second banks (improving timing). This differentiated approach balances layout complexity with signal timing consistency, optimizing performance only where distance demands it.
Data Source
AI summary
Various implementations described herein are directed to an integrated circuit having multiple banks of memory cells and a local input/output (IO) component for each bank of the multiple banks. The integrated circuit may include multiple signal lines that are coupled to the multiple banks with the local IO components. At least one signal line of the multiple signal lines is wider than one or more of the other signal lines.