Memory Array Seasoning Using Helper Cells for Threshold Voltage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory arrays face issues with threshold voltage shifts during high thermal environments, leading to unreliable access due to insufficient current from standard drivers, necessitating a method to adjust threshold voltages effectively.
Innovation Solution
Utilizing helper memory cells that share access lines with target cells to pass high currents, altering their threshold voltages during a seasoning operation, thereby ensuring reliable access without additional circuitry.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If standard drivers are used to access memory cells, then the memory array can operate with simple circuitry, but the threshold voltage shifts during high thermal environments causing insufficient current and unreliable access
Solution Approach 1:
The patent applies preliminary action by performing a seasoning operation on memory cells before normal operation. This involves applying elevated voltages to selected memory cells during a seasoning phase to pre-adjust their threshold voltages, ensuring they will function reliably under high thermal conditions during subsequent normal operation. The seasoning operation proactively addresses potential threshold voltage shifts before they cause access failures.
Solution Approach 2:
The patent changes the voltage parameter by applying elevated voltages (Vseason) during the seasoning operation that exceed normal read/disturb voltages. This parameter change allows sufficient current to flow through memory cells to properly season them, establishing appropriate threshold voltages. The system dynamically adjusts voltage levels based on whether the memory cell is being seasoned or accessed during normal operation.
2Reliability
If elevated voltages are applied to season memory cells, then sufficient current can flow to adjust threshold voltages, but additional circuitry would be required to generate these voltages
Solution Approach 1:
The patent applies universality by making the existing read/disturb voltage generation circuitry perform dual functions. The same voltage generation components that produce Vread and Vdisturb during normal operation are also used to generate the elevated Vseason voltage during the seasoning operation. This eliminates the need for separate voltage generation circuitry while enabling the necessary high voltages for effective memory cell seasoning.
Solution Approach 2:
The system applies self-service by using its own existing voltage generation capabilities to provide the elevated voltages needed for seasoning. Rather than requiring external or additional voltage sources, the memory array's internal voltage generation circuitry configures itself to produce the necessary Vseason levels during the seasoning phase, making the system self-sufficient.
3Manufacturing precision
If high current is passed through memory cells during seasoning, then threshold voltages can be effectively adjusted, but the drivers must provide sufficient current capability
Solution Approach 1:
The patent applies preliminary action by performing the high-current seasoning operation during a dedicated initialization phase before normal memory operations begin. During this preliminary seasoning phase, drivers are configured to source/sink elevated currents to establish proper threshold voltages. Once seasoning is complete, the system transitions to normal operation with standard current levels, avoiding the need for continuously high current capability.
Data Source
AI summary
Methods, systems, and devices for memory array seasoning are described. Some memory cells may have an undesirably high threshold voltage and thus a seasoning operation may be performed on a target memory cell. To season the target memory cell, a bit line and a word line associated with the cell may be activated. Additionally or alternatively, a word line coupled with a second memory cell (e.g., a helper memory cell) that shares the activated bit line may be activated. Accordingly, current flowing across the target memory cell may be increased, which may reduce its threshold voltage.