Semiconductor Memory Selection Transistors With Localized Gate Widths
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices face challenges in increasing integration density due to limitations in the design of word line drivers and bit line selection circuits, which affect the voltage distribution across memory cells, leading to errors and potential damage during read/write operations.
Innovation Solution
The semiconductor memory device incorporates a design where selection transistors connected to near and far memory cells have different threshold voltages and effective gate widths, with the near selection transistor having a higher threshold voltage and potentially a smaller effective gate width than the far selection transistor, to manage voltage differences and prevent damage to near memory cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If selection transistors with different threshold voltages are used for near and far memory cells, then voltage distribution uniformity is improved, but device complexity increases
Solution Approach 1:
The patent applies local quality by assigning different threshold voltages to selection transistors based on their specific location (near vs. far memory cells). Near memory cells use transistors with higher threshold voltages (e.g., 0.7V) while far memory cells use transistors with lower threshold voltages (e.g., 0.5V), optimizing voltage distribution for each region's specific electrical characteristics and reducing read/write errors.
Solution Approach 2:
The patent segments the memory array into near and far regions relative to the I/O pad, with each region using selection transistors tailored to its specific electrical characteristics. This segmentation allows independent optimization of transistor parameters for different distance zones, improving overall voltage distribution uniformity.
2Reliability
If effective gate width is reduced for near selection transistors, then near memory cell protection is improved, but manufacturing precision requirements increase
Solution Approach 1:
The patent implements local quality by setting different effective gate widths for near and far selection transistors. Near selection transistors have smaller effective gate widths (e.g., 0.5μm) compared to far selection transistors (e.g., 0.7μm), which limits the current to near memory cells and prevents overcurrent damage while maintaining appropriate drive strength for far memory cells.
3Productivity
If integration density is increased, then device functionality is improved, but voltage distribution uniformity deteriorates
Solution Approach 1:
The patent applies parameter changes by adjusting the threshold voltage parameter of selection transistors based on their location. By changing the threshold voltage parameter (higher for near cells, lower for far cells), the patent compensates for the voltage distribution non-uniformity introduced by high integration density, ensuring reliable operation across the densely packed memory array.
Data Source
AI summary
A semiconductor memory device including a device isolation layer in a substrate to define first and second active portions, a first contact on the substrate, first and second memory cells spaced apart from the first contact in a first direction by first and second distances, respectively, first and second conductive lines connected to the first and second memory cells, respectively, and extending in a second direction, and first and second selection transistors respectively connected to the first and second conductive lines. A length of a bottom surface of a first gate electrode of the first selection transistor overlapping the first active portion in a third direction may be different from a length of a bottom surface of a second gate electrode of the second selection transistor overlapping the second active portion in the third direction.