Memory Socket Assembly Architecture for Parallel MLA Data Writing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing data writing devices for memory linked architectures are inefficient in transferring image data to multiple memory link architectures simultaneously, leading to significant delays as the number of architectures increases, as they require sequential writing and mounting processes.
Innovation Solution
A data system comprising a ROM writer with a CPU and primary memory, along with multiple memory socket assemblies, each equipped with a second memory and control device, allowing data transfer to occur before mounting, enabling simultaneous and independent data writing to nonvolatile memory within each memory link architecture.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If sequential data writing to multiple memory link architectures is used, then the ROM writer can maintain simple control logic, but the data writing speed and configuration time deteriorate significantly
Solution Approach 1:
The system divides the data writing function into two independent segments: (1) the ROM writer that transfers data to the memory socket assembly, and (2) the memory socket assembly that writes data to the memory link architecture. This segmentation allows parallel operation of multiple writing channels, improving productivity while keeping each segment's control logic simple.
Solution Approach 2:
The memory socket assembly acts as an intermediary device between the ROM writer and the memory link architecture. It receives data from the ROM writer via a simple interface, then independently manages the writing process to multiple MLAs, thereby improving writing speed without increasing the ROM writer's control complexity.
2Loss of time
If data is written to memory link architectures only after mounting, then the system maintains simple operational流程, but the configuration time and operational burden increase
Solution Approach 1:
The system performs preliminary data transfer from the ROM writer to the memory socket assembly's internal memory before the memory link architecture is mounted. This preliminary action allows the actual writing to MLA to occur in parallel with mounting operations, significantly reducing configuration time while maintaining simple operational procedures.
3Productivity
If the ROM writer handles all data transfer operations, then the system structure remains simple, but the writing speed and efficiency deteriorate with increasing number of MLAs
Solution Approach 1:
The writing system is segmented into the ROM writer and the memory socket assembly with independent control capabilities. This segmentation enables the memory socket assembly to handle multiple MLA writing operations autonomously, improving writing efficiency while maintaining a relatively simple overall system structure.
Solution Approach 2:
The memory socket assembly is equipped with independent control logic that enables it to autonomously manage data writing to multiple memory link architectures without requiring continuous intervention from the ROM writer. This self-service capability improves writing efficiency while keeping the system structure simple.
Data Source
AI summary
A system and method that transfers data from a ROM writer to memory socket assemblies (MSAs), each MSA capable of mechanically mounting and thereby electrically connecting a memory link architecture (MLA) and including a memory and a control device. Only after transferring the data from the ROM writer to at least one of the plurality of MSA but before mounting a corresponding MLA in each one of the plurality of MSAs, data is written from a memory in one MSA to a corresponding nonvolatile memory.