Memory Voltage Control for Stability and Writability Trade-offs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory cells in electronic devices face instability and writability issues due to variations in voltages between logic components and memory cells, leading to potential data corruption during read or write operations.

Innovation Solution

Implementing a critical condition detector to monitor the voltage ratios between memory cells and logic components, inhibiting word line signals when the ratios fall outside an acceptable range to prevent data corruption, and retrying failed memory access attempts when conditions normalize.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Stability of the object's composition

If Vcell is set higher than Vdd to improve memory cell strength, then memory cell stability improves, but writeability deteriorates as the write driver cannot write new data into the cells

Engineering Contradiction:
Improvememory cell stabilityVSAvoidwriteability
Core Design Contradiction:
Stability of the object's compositionVSEase of manufacture

Solution Approach 1:

The patent implements dynamic voltage adjustment by providing a first operating voltage to logic components and a second operating voltage to memory cells, where the second voltage is selectively adjusted based on operational mode. During write operations, the memory cell voltage is reduced to improve writability, while during read operations, it is maintained at a higher level to ensure stability. This dynamic adjustment resolves the contradiction between stability and writeability.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the voltage parameter of memory cells based on operational requirements. A voltage controller monitors the operational mode and adjusts the second operating voltage accordingly - lowering it during writes and maintaining it higher during reads. This parameter change strategy allows the system to optimize both stability and writeability at different times, resolving the technical contradiction.

Inventive Principle:
Principle #35Parameter changes

2Ease of manufacture

If Vcell is set lower than Vdd to improve writeability, then ease of writing data improves, but memory cell stability deteriorates causing data corruption during reads

Engineering Contradiction:
ImprovewriteabilityVSAvoidmemory cell stability
Core Design Contradiction:
Ease of manufactureVSStability of the object's composition

Solution Approach 1:

The system dynamically adjusts the memory cell operating voltage based on the operational mode. During write operations, the voltage is lowered to facilitate writing, and during read operations, it is raised to ensure stable data retention. This temporal separation of voltage levels resolves the contradiction between writeability and stability.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The voltage controller changes the second operating voltage parameter according to operational needs - reducing it for write operations to improve writability, and increasing it for read operations to maintain stability. This parameter modulation eliminates data corruption while preserving write capability.

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If voltage ratios between memory cells and logic components vary during operation, then adaptability to different power conditions improves, but reliability deteriorates due to data corruption or write failures

Engineering Contradiction:
Improvevoltage ratio adaptabilityVSAvoiddata integrity
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent implements a feedback mechanism where a voltage ratio detector continuously monitors the relationship between the first operating voltage (logic components) and the second operating voltage (memory cells). Based on this feedback, the voltage controller adjusts the memory cell voltage to maintain an appropriate ratio, ensuring reliable operation while adapting to varying power conditions.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The voltage controller acts as an intermediary between the power supply system and the memory cells, mediating the voltage ratio to maintain reliability. It receives the first operating voltage from the logic components, processes it through voltage ratio detection, and generates an appropriately adjusted second operating voltage for the memory cells, thereby preserving data integrity under varying conditions.

Inventive Principle:
Principle #24Intermediary (Mediator)

4Productivity

If different operating voltages are used for logic components and memory cells to optimize performance, then overall system efficiency improves, but device complexity increases due to voltage monitoring and control mechanisms

Engineering Contradiction:
Improvesystem efficiencyVSAvoidvoltage control complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The voltage controller performs multiple functions: it receives the first operating voltage from logic components, detects the voltage ratio, generates the second operating voltage for memory cells, and adjusts it dynamically based on operational mode. This multi-functionality consolidates what could be multiple separate circuits into a single controller, managing complexity while achieving the benefits of differential voltage operation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges voltage monitoring, voltage ratio detection, and voltage adjustment functions into a single voltage controller unit. This consolidation achieves the performance benefits of different operating voltages while minimizing the increase in device complexity by combining multiple control functions into one integrated component.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS7492649B2Systems and methods for improving memory reliability by selectively enabling word line signals
Publication Date: 2009.02.17 KIOXIA CORP
  • US7492649B2 patent drawing
  • US7492649B2 patent drawing
  • US7492649B2 patent drawing

AI summary

Systems and methods for reducing instability and writability problems arising from relative variations between a memory cell voltage (Vcell) and a logic voltage (Vdd) by inhibiting assertion of word line signals that enable accesses to the memory cells when the voltages are not within an acceptable operating range. One embodiment comprises a system having a critical condition detector configured to monitor the voltages and to determine whether the voltages are within an acceptable range. When the voltages are not within the acceptable range, the system inhibits assertion of the word lines to the memory cells. Memory accesses which fail because of the inhibited word line signals are retried by a memory controller when the critical conditions that caused the signals to be inhibited no longer exist.