Memory Voltage Regulation for Low Power Operation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory technologies require specific voltage levels for proper operation, limiting their ability to efficiently operate in low voltage modes and resulting in higher power consumption during read and write operations.

Innovation Solution

A memory system that includes a voltage regulator circuit to selectively adjust the voltage across memory cells, allowing operation at a reduced voltage in a low voltage mode, thereby reducing power consumption and enabling faster access times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If memory operates at specific voltage levels to ensure proper operation, then reliability is improved, but power consumption increases

Engineering Contradiction:
Improveproper operationVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The memory system dynamically adjusts its operating voltage based on the operation mode. A voltage regulator circuit selectively provides different voltage levels to memory cells during read operations versus write operations, enabling the system to operate at lower voltages when possible while maintaining reliability when needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes the voltage parameter adaptively. During read operations, memory cells operate at a first voltage level, while during write operations, they switch to a second voltage level. This parameter change allows the memory to optimize between power consumption and operational reliability for different functions.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If voltage levels are reduced for low power operation, then power consumption decreases, but operational reliability may deteriorate

Engineering Contradiction:
Improvepower consumptionVSAvoidoperational reliability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The system dynamically selects appropriate voltage levels based on the required operation. The voltage regulator circuit responds to control signals to provide either the first voltage level for reads or the second voltage level for writes, ensuring that reliability requirements are met while minimizing power consumption when possible.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention employs parameter changes by switching between two distinct voltage levels. The memory cells operate at a lower first voltage during reads to save power, and switch to a higher second voltage during writes to ensure proper operation and reliability, thus optimizing the trade-off between power consumption and operational success.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If voltage is maintained at higher levels for proper operation, then write characteristics improve, but power consumption increases

Engineering Contradiction:
Improvewrite characteristicsVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The memory system employs periodic action by alternating between different voltage levels based on the operation type. Read operations use the first lower voltage level, while write operations use the second higher voltage level. This periodic switching between voltage states allows the system to achieve good write characteristics only when necessary, rather than continuously maintaining high voltage.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The invention uses parameter changes to switch the operating voltage of memory cells between read and write operations. During reads, cells operate at the first voltage level to minimize power consumption. During writes, the voltage regulator provides the second higher voltage level to ensure proper write characteristics, thus achieving good write performance only when needed rather than continuously.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentEP2416322B1Memory with low voltage mode operation
Publication Date: 2019.04.03 NXP USA INC
  • EP2416322B1 patent drawingFigure 1
  • EP2416322B1 patent drawingFigure 2
  • EP2416322B1 patent drawingFigure 3

AI summary

A memory comprising memory cells (113, 117, 115, 119) wherein the memory is configured to operate in a normal voltage mode and a low voltage mode. The method includes during the normal voltage mode, operating the memory cells at a first voltage across each of the memory cells. The method further includes upon transitioning from the normal voltage mode to the low voltage mode, operating the memory cells at a second voltage across each of the memory cells, wherein the second voltage is lower than the first voltage. The method further includes performing an access on a subset of the memory cells while maintaining the second voltage across the memory cells.