Semiconductor Memory Write Pulse Extension Circuit

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor memory devices using magnetoresistive effects face challenges in efficiently extending the pulse width of write pulses without requiring additional circuitry, which can increase circuit area and complexity.

Innovation Solution

The semiconductor memory device generates a write pulse based on a first write command and extends it upon receiving a second write command within a predetermined time, utilizing internal signal logic to control the pulse width without needing external circuits like shift registers or timers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Duration of action of moving object

If additional circuitry (shift registers, timers) is used to extend write pulse width, then write pulse width extension capability is improved, but circuit area and device complexity increase

Engineering Contradiction:
Improvewrite pulse widthVSAvoidcircuit area
Core Design Contradiction:
Duration of action of moving objectVSDevice complexity

Solution Approach 1:

The write pulse generation circuit is designed to perform multiple functions: it generates the basic write pulse and automatically extends it when a second write command is detected within a predetermined time window. This multi-functionality eliminates the need for separate pulse extension circuitry, thereby resolving the contradiction between pulse width extension capability and circuit area.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The memory device uses its own internal signal generation and timing mechanisms to extend the write pulse width based on the timing relationship between write commands. The device serves itself by leveraging its existing internal clocks and control logic rather than requiring external extension circuits, thus maintaining compact circuit area while achieving pulse width extension.

Inventive Principle:
Principle #25Self-service

2Duration of action of moving object

If additional circuitry (shift registers, timers) is used to extend write pulse width, then write pulse width extension capability is improved, but device complexity increases

Engineering Contradiction:
Improvewrite pulse widthVSAvoidcircuit complexity
Core Design Contradiction:
Duration of action of moving objectVSDevice complexity

Solution Approach 1:

The write pulse generation circuit is designed to perform multiple functions: it generates the basic write pulse and automatically extends it when a second write command is detected within a predetermined time window. This multi-functionality eliminates the need for separate pulse extension circuitry, thereby resolving the contradiction between pulse width extension capability and circuit area.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the write pulse generation function and the pulse extension function into a single integrated circuit block. By combining these functions and utilizing the timing relationship between consecutive write commands, the design achieves pulse width extension without adding separate extension circuits, thus reducing overall device complexity.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS10043577B2Semiconductor memory device
Publication Date: 2018.08.07 KIOXIA CORP
  • US10043577B2 patent drawing
  • US10043577B2 patent drawing
  • US10043577B2 patent drawing

AI summary

According to one embodiment, a semiconductor memory device comprises a memory cell and a first circuit. The first circuit is configured to generate a write pulse based on a write command and supply a write current to the memory cell in accordance with the write pulse. The first circuit generates a first write pulse when the first circuit receives a first write command. The first circuit extends the first write pulse when the first circuit receives a second write command within a first time after reception of the first write command.