Hybrid Memristor CMOS Memory Cell Architecture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory technologies face challenges in achieving high density and low power consumption, particularly in scaling limitations, leakage, and compatibility issues with CMOS devices, which hinder the development of efficient and scalable memory solutions for integrated circuits.
Innovation Solution
A hybrid memory cell system integrating memristors and CMOS technology, with a control logic circuit that regulates read and write operations to minimize power leakage and state drift, utilizing a memristor-based memory element connected to CMOS transistors and bit lines for efficient data storage and retrieval.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If traditional CMOS-based memory technologies (SRAM, DRAM, Flash) are used to achieve higher density, then memory capacity increases, but power consumption increases and leakage current increases
Solution Approach 1:
The patent combines memristor technology with CMOS technology to create a hybrid memory cell architecture. The memristor provides non-volatile storage with low leakage current, while the CMOS transistors provide control functionality. This merging allows the system to achieve high memory density through the memristor's scalability while maintaining low power consumption through the memristor's non-volatile nature and the CMOS transistors' efficient switching control.
2Quantity of substance
If technology scaling is applied to pack more transistors on the same die to increase memory density, then memory capacity increases, but leakage current and variability increase
Solution Approach 1:
The patent replaces the traditional transistor-based memory storage mechanism with a memristor-based resistance switching mechanism. The memristor uses electrical field-controlled resistance changes rather than mechanical transistor switching, which eliminates leakage current issues associated with scaled transistors. The memristor's resistance state (high or low) provides stable, non-volatile storage that is not affected by the leakage and variability problems inherent in scaled CMOS transistors.
3Use of energy by moving object
If voltage scaling is applied to reduce power consumption, then power efficiency improves, but cell capacitance requirements increase for DRAM
Solution Approach 1:
The patent replaces the capacitor-based storage mechanism in DRAM with a memristor-based resistance switching mechanism. The memristor maintains its resistance state (representing binary data) through its material properties rather than electrical charge, eliminating the need for large cell capacitance. This allows voltage scaling to reduce power consumption without compromising storage capability, as the memristor's state is retained without requiring continuous power or large capacitance.
4Use of energy by moving object
If memristor-based memory is used to achieve lower power consumption, then energy efficiency improves, but compatibility with CMOS devices and fabrication complexity increase
Solution Approach 1:
The patent merges memristor technology with existing CMOS fabrication processes to create a hybrid memory cell. The memristor is integrated alongside CMOS transistors in a unified structure that leverages the strengths of both technologies. This merging approach allows the system to achieve low power consumption through the memristor while maintaining compatibility with established CMOS manufacturing techniques, as the CMOS transistors provide control functionality using well-understood fabrication processes.
Solution Approach 2:
The hybrid memory cell architecture serves multiple functions within a single structure: the memristor provides non-volatile storage with low power consumption, while the CMOS transistors provide control functionality (read/write operations). This multi-functional design allows the system to achieve energy efficiency through the memristor without sacrificing the control and interface capabilities provided by CMOS technology, thereby maintaining ease of manufacture through compatibility with existing CMOS fabrication infrastructure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The hybrid memory cell architecture achieves high density and low power consumption, stabilizing read states and preventing power leakage, while the CMOS logic ensures efficient operation and compatibility with existing technologies, enhancing the scalability and performance of integrated circuits.
Implementation Method 1
The memristor is a two-terminal circuit element that operates in one of the two nonvolatile resistive states (on or off)
Implementation Method 2
The hybrid memory cell architecture achieves high density and low power consumption, stabilizing read states and preventing power leakage
Data Source
AI summary
The embodiments herein relates to a hybrid non-volatile memory cell system and architecture for designing integrated circuits. The system comprises CMOS access transistor connected to a memristor which stores a data based on a resistance. The system has a word line for accessing the hybrid memory and two bit lines carrying data of mutually opposite values for transferring a data from the memory. The two terminals of the transistor are connected respectively to a first terminal of the memristor and to a first bit line. The gate terminals of the transistors are coupled together to form a word line. The access transistors control the two bit lines during a read and write operation. A control logic performs a read and write operation with the hybrid memory cells. The memory architecture prevents a power leakage during data storage and controls a drift in a state during a read process.