MEMS Switch Array Conductive Substrate Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing MEMS switching arrays face limitations in packing density and flexible interconnectivity due to the need for extensive metal traces and pads on a common substrate surface, which leads to heat generation and reduced current-carrying capability, as well as constraints on routing gate lines.
Innovation Solution
The implementation of a micro-electromechanical systems (MEMS) switch array that utilizes a conductive substrate with an electrical isolation layer, allowing current flow through the thickness of substrates, thereby eliminating or reducing the need for conductive traces and pads on the surface, and enabling flexible routing of gate lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If metal traces and pads are arranged on the same substrate surface to form current paths, then electrical connectivity is achieved, but the packing density of MEMS switches is reduced due to the large die area occupied by traces and pads
Solution Approach 1:
The patent transitions current path routing from a two-dimensional surface arrangement to a three-dimensional configuration by routing current paths through the substrate thickness. Current enters through input pads on a first surface, travels through conductive regions within the substrate, and exits through output pads on a second surface, thereby eliminating the need for extensive surface traces and pads.
2Quantity of substance
If metal traces are disposed on the same substrate surface to carry current, then electrical connectivity is provided, but heat generation limits the number of MEMS switches that can be accommodated in a given die area
Solution Approach 1:
The patent moves current carrying paths from surface-level metal traces into the substrate interior. Current flows through conductive regions embedded within the substrate thickness rather than along the surface, distributing heat generation throughout the substrate volume and improving thermal management capabilities.
3Adaptability or versatility
If metal traces are present on the substrate surface to form current paths, then electrical connectivity is established, but flexible routing of gate lines is constrained due to interference with traces
Solution Approach 1:
The patent separates gate line routing from current path routing by utilizing different spatial dimensions. Gate lines can be routed along the substrate surface in the planar dimension, while current paths are routed through the substrate in the vertical dimension, eliminating interference and allowing independent optimization of both routing paths.
4Quantity of substance
If extensive metal traces and pads are used on the substrate surface to achieve desired current and voltage ratings, then electrical performance is met, but the current-carrying capability is reduced due to limited packing density
Solution Approach 1:
The patent increases current-carrying capability by routing current through the substrate thickness, allowing multiple current paths to be stacked vertically rather than arranged horizontally. This three-dimensional current path configuration enables higher current ratings without increasing the planar footprint, thereby improving packing density and overall current-carrying capability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances packing density and interconnectivity, reduces heat generation, and allows for more flexible circuit arrangements, improving the current-carrying capability and electrical performance of the switching array.
Implementation Method 1
The electrically conductive region of the first substrate defines an electrically conductive path for the flow of electrical current
Implementation Method 2
An electrical isolation layer may be disposed on a first surface of the substrate
Data Source
Figure 1
Figure 2~3
Figure 4~7
AI summary
A micro-electromechanical systems (MEMS) switch array is provided. A first substrate (22) (e.g., carrier substrate) includes an electrically conductive substrate region. An electrical isolation layer (24) may be disposed over a first surface of the carrier substrate (22). Movable actuators (26) may be provided. At least one substrate contact (28) is electrically coupled to at least one of the plurality of movable actuators (26) so that a flow of electrical current is established during an electrically-closed condition of the MEMS switch array. A cover substrate (50) may also be provided and includes an electrically conductive substrate region. The electrically conductive region of the carrier substrate (50) is electrically coupled to the electrically conductive region of the cover substrate (22) to define an electrically conductive path for the flow of electrical current during the electrically-closed condition of the switching array.