Automatic Verification of Merged Mode Timing Constraints
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The complexity of electronic circuit designs and the need for repeated timing analysis across various modes and corners result in high computational costs and error-prone manual merging of modes, making it difficult to verify the correctness of merged constraints in timing analysis.
Innovation Solution
A computer-implemented method for automatically verifying the equivalence of merged modes with respect to individual modes by identifying source and sink sets of timing nodes, traversing timing relationships, and comparing aggregate sets to detect errors in merged constraints, thereby ensuring correctness and reducing manual errors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If manual merging of modes is performed, then device complexity is reduced, but reliability deteriorates due to error-prone manual verification
Solution Approach 1:
The system performs automatic self-verification of merged modes by comparing timing relationships against original individual modes, eliminating the need for manual verification and reducing errors while maintaining complexity reduction
Solution Approach 2:
The verification process provides feedback by identifying and reporting timing relationships that exist in merged modes but not in individual modes, allowing automatic correction or validation of the merging process
2Reliability
If timing analysis is performed for all mode and corner combinations, then reliability is improved, but productivity deteriorates due to excessive computational time
Solution Approach 1:
The system performs preliminary verification by checking timing relationships before final sign-off, allowing merged modes to be used during implementation phase without compromising final reliability
Solution Approach 2:
The system performs partial verification by focusing on identifying extraneous timing relationships rather than complete re-verification of all timing paths, reducing computational overhead while maintaining reliability
3Productivity
If merged modes are used for sign-off, then productivity is improved, but reliability deteriorates without automatic verification
Solution Approach 1:
The merged modes perform self-verification by automatically comparing their timing relationships against the original individual modes, enabling confident use for sign-off without manual intervention
Solution Approach 2:
The system replaces manual verification processes with automated computer-based verification, substituting human effort with algorithmic comparison of timing relationships
Data Source
AI summary
Individual mode timing constraints associated with a set of netlists are combined into merged mode timing constraints. An initial merged mode constraint is generated by combining timing constraints from individual modes. The initial merged mode includes the union of all timing constraints from individual modes that add timing relationships and the intersection of all timing constraints from the individual modes that remove timing relationships. Extraneous timing relationships are identified in the merged mode and eliminated by introducing timing constraints in the merged mode. Equivalence between the merged mode and the individual modes is verified by comparing timing relationships in the merged mode with timing relationships in the individual modes. The merged mode is considered equivalent to the individual modes if every timing relationship present in an individual mode is present in the merged mode and every timing relationship present in the merged mode is present in any of individual modes.